- 您现在的位置：买卖IC网 > PDF目录1223 > KIT33982CEVBE (Freescale Semiconductor)KIT EVAL 33982 HIGH SIDE SWITCH PDF资料下载
参数资料
| 型号： | KIT33982CEVBE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 26/36页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL 33982 HIGH SIDE SWITCH |
| 标准包装： | 1 |
| 主要目的： | 电源管理，高端驱动器（内部 FET） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC33982 |
| 主要属性： | 输出电流监控，2 个 SPI 可选电流比 |
| 次要属性： | 过电流限制SPI控制，开路负载侦测，输出开/关，转换速率 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Address 1110 — Under-voltage / Over-voltage Register
(UOVR)
The UOVR register can be used to disable or enable the
over-voltage and/or under-voltage protection. By default ([0]),
both protections are active. When disabled, an under-voltage
or over-voltage condition fault will not be reported in bits D1
and D0 of the output fault register.
Address x111 — TEST
The TEST register is reserved for test and is not
accessible with SPI during normal operation.
SERIAL OUTPUT COMMUNICATION (DEVICE
STATUS RETURN DATA)
When the CS pin is pulled low, the output status register is
loaded. Meanwhile, the data is clocked out MSB- (OD7-) first
as the new message data is clocked into the SI pin. The f irs t
eight bits of data clocking out of the SO, and following a CS
transition, are dependant upon the previously written SPI
word.
Any bits clocked out of the SO pin after the first eight will
be representative of the initial message bits clocked into the
SI pin since the CS pin first transitioned to a Logic [0]. This
feature is useful for daisy chaining devices as well as
message verification.
Table 16. Serial Output Bit Map Descriptions
Previous STATR
D7, D2, D1, D0
A valid message length is determined following a CS
transition of Logic [0] to Logic [1]. If there is a valid message
length, the data is latched into the appropriate registers. A
valid message length is a multiple of eight bits. At this time,
the SO pin is tri-stated and the fault status register is now
able to accept new fault status information.
The output status register correctly reflects the status of
the STATR-selected register data at the time the CS is pulled
to a Logic [0] during SPI communication and / or for the period
of time since the last valid SPI communication, with the
following exceptions:
? The previous SPI communication was determined to be
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
? Battery transients below 6.0 V resulting in an under-
voltage shutdown of the outputs may result in incorrect
data loaded into the status register. The SO data
transmitted to the MCU during the first SPI
communication following an under-voltage V PWR
condition should be ignored.
? The RST pin transition from a Logic [0] to Logic [1] while
the WAKE pin is at Logic [0] may result in incorrect data
loaded into the status register. The SO data transmitted
to the MCU during the first SPI communication following
this condition should be ignored.
Serial Output Returned Data
SOA3 SOA2 SOA1 SOA0
OD7
OD6
OD5
OD4
OD3
OD2
OD1
OD0
x
x
x
x
x
0
1
0
1
x
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
0
1
1
1
0
1
0
1
0
1
1
0
0
1
WDin
WDin
WDin
WDin
WDin
0
1
0
1
WDin
OTF
0
0
0
1
1
1
1
1
–
OCHF
0
1
1
0
0
0
1
1
–
OCLF
1
0
1
0
1
1
0
0
–
OLF
0
SOCH
OL_dis
Fast SR
FSM_HS
0
0
0
See Table 1
UVF
0
SOCL2
CD_dis
CSNS high
OSD2
WDTO
IN Pin
1110
–
OVF
CSNS EN
SOCL1
OCLT1
IN dis
OSD1
WD1
FSI Pin
UV_dis
–
FAULT
IN_SPI
SOCL0
OCLT0
A/O
OSD0
WD0
WAKE Pin
OV_dis
–
x = Don’t care.
SERIAL OUTPUT BIT ASSIGNMENT
The eight bits of serial output data depend on the previous
serial input message, as explained in the following
paragraphs. Table 16 summarizes the SO register content.
Bit OD7 reflects the state of the watchdog bit (D7)
addressed during the prior communication. The contents of
bits OD6 : OD0 depend upon the bits D2 : D0 from the most
recent STATR command SOA2 : SOA0.
Previous Address SOA[2:0] = 000
If the previous three MSBs are 000, bits OD6 : OD0 reflect
the current state of the Fault register (FLTR) ( Table 17 ).
Previous Address SOA[2:0] = 001
The data in bits OD1 and OD0 contain CSNS EN and
IN_SPI programmed bits, respectively.
33982
Analog Integrated Circuit Device Data ?
26
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| KIT33984CEVBE | KIT EVAL 33984 HIGH SIDE SWITCH |
| KIT33988CEVBE | KIT EVAL 33988 HIGH SIDE SWITCH |
| KIT33996EKEVB | KIT EVAL 33996 16OUTPUT SW W/SPI |
| KIT34673EPEVBE | KIT EVALUATION FOR MC34673 |
| KIT34674EPEVBE | KIT EVAL BOARD 10CH LED BACKLGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT33982PNAEVB | 功能描述:电源管理IC开发工具 SPSS HIGH-SIDE SWTCH RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984CEVBE | 功能描述:电源管理IC开发工具 4.0 M HIGH-SIDE SW RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984PNAEVB | 功能描述:电源管理IC开发工具 33984 - SPD4 EVAL KIT RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33988CEVBE | 功能描述:电源管理IC开发工具 HIGH SIDE SWITCH (8.0M) RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33989DWEVB | 功能描述:界面开发工具 33989DW HS SBC EVAL KIT RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。