- 您现在的位置：买卖IC网 > PDF目录16833 > KSZ8842-PMQL-EVAL (Micrel Inc)BOARD EVALUATION KSZ8842-PMQL PDF资料下载
参数资料
| 型号： | KSZ8842-PMQL-EVAL |
| 厂商： | Micrel Inc |
| 文件页数： | 63/119页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION KSZ8842-PMQL |
| 标准包装： | 1 |
| 主要目的： | 接口，以太网控制器（PHY 和 MAC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8842-PMQL |
| 主要属性： | 2 个端口，100BASE-TX/10BASE-T |
| 次要属性： | 8/16 位接口，LinkMD 线缆诊断 |
| 已供物品： | 板 |
| 产品目录页面： | 1114 (CN2011-ZH PDF) |
| 相关产品： | 576-3348-ND - IC ETHERNET SW 2PORT 100-LFBGA 576-3089-ND - IC ETHERNT SW 2PORT PCI 100LFBGA 576-2121-ND - IC ETHERNET SW 2PORT PCI 128PQFP 576-1513-5-ND - IC SWITCH 10/100 32BIT 128-PQFP |
| 其它名称： | 576-1636 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
48
M9999-100207-1.5
Bit
Default
R/W
Description
25
0
RW
DMRPSIE DMA MAC Receive Process Stopped Interrupt Enable
When this bit is set, the DMA MAC Receive Process Stopped Interrupt is
enabled.
When this bit is reset, the DMA MAC Receive Process Stopped Interrupt
is disabled.
24 – 0
–
RO
Reserved
Interrupt Status Register (INTST Offset 0x002C)
This register contains the status bits for the CPU. When the corresponding bit is set, the CPU is interrupted. The driver
usually reads this register during interrupt service routine or polling. The register bits are not cleared when read. Each
field can be masked.
The following table shows the register bit fields.
Bit
Default
R/W
Description
31
0
RW
DMLCS DMA MAC Link Changed Status
When this bit is set, it indicates that the DMA MAC link status has
changed from link up to link down or from link down to link up.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
30
0
RW
DMTS DMA MAC Transmit Status
When this bit is set, it indicates that the DMA MAC has transmitted at
least a frame on the DMA port and the MAC is ready for new frames from
the host.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
29
0
RW
DMRS DMA MAC Receive Status
When this bit is set, it indicates that the DMA MAC has received a frame
from the DMA port and it is ready for the host to process
This edge-triggered interrupt status is cleared by writing 1 to this bit.
28
0
RW
DMTBUS DMA MAC Transmit Buffer Unavailable Status
When this bit is set, it indicates that the next descriptor on the transmit list
is owned by the host and cannot be acquired by the KSZ8842-
PMQL/PMBL. The transmission process is suspended. To resume
processing transmit descriptors, the host should change the ownership bit
of the descriptor and then issue a transmit start command.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
27
0
RW
DMRBUS DMA MAC Receive Buffer Unavailable Status
When this bit is set, it indicates that the descriptor list is owned by the host
and cannot be acquired by the KSZ8842-PMQL/PMBL. The receiving
process is suspended. To resume processing receive descriptors, the
host should change the ownership of the descriptor and may issue a
receive start command. If no receive start command is issued, the
receiving process resumes when the next recognized incoming frame is
received. After the first assertion, this bit is not asserted for any
subsequent not owned receive descriptors fetches. This bit is asserted
only when the previous receive descriptor was owned by the KSZ8842-
PMQL/PMBL.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
26
0
RW
DMTPSS DMA MAC Transmit Process Stopped Status
Asserted when the DMA MAC transmit process enters the stopped state.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
25
0
RW
DMRPSS DMA MAC Receive Process Stopped Status
Asserted when the DMA MAC receive process enters the stopped state.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
24 – 0
–
RO
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| V24C8C100B | CONVERTER MOD DC/DC 8V 100W |
| 202K185-25/225-0 | BOOT MOLDED |
| HMM06DRKH | CONN EDGECARD 12POS DIP .156 SLD |
| 202D274-4-61/42-0 | BOOT MOLDED |
| SFSD-30-28-H-10.00-SR | CABLE ASSY SOCKET 60POS 28AWG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8842-PMQLI | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface, Ind Temp (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-16MLL | 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-16MLL TR | 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8851-16MLL-EVAL | 功能描述:以太网开发工具 Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8851-16MLL-EVAL | 制造商:Micrel Inc 功能描述:BOARD EVALUATION FOR KSZ8851-16MLL |
发布紧急采购，3分钟左右您将得到回复。