参数资料
型号: KSZ8842-PMQL-EVAL
厂商: Micrel Inc
文件页数: 98/119页
文件大小: 0K
描述: BOARD EVALUATION KSZ8842-PMQL
标准包装: 1
主要目的: 接口,以太网控制器(PHY 和 MAC)
嵌入式:
已用 IC / 零件: KSZ8842-PMQL
主要属性: 2 个端口,100BASE-TX/10BASE-T
次要属性: 8/16 位接口,LinkMD 线缆诊断
已供物品:
产品目录页面: 1114 (CN2011-ZH PDF)
相关产品: 576-3348-ND - IC ETHERNET SW 2PORT 100-LFBGA
576-3089-ND - IC ETHERNT SW 2PORT PCI 100LFBGA
576-2121-ND - IC ETHERNET SW 2PORT PCI 128PQFP
576-1513-5-ND - IC SWITCH 10/100 32BIT 128-PQFP
其它名称: 576-1636
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
8
M9999-100207-1.5
List of Figures
Figure 1. KSZ8842-PMQL/PMBL Functional Diagram ....................................................................................................... 1
Figure 2. KSZ8842-PMQL 128-Pin PQFP (Top View)........................................................................................................ 9
Figure 3. KSZ8842-PMBL 100-Ball LFBGA (Top View) .................................................................................................. 10
Figure 4. Typical Straight Cable Connection ................................................................................................................... 22
Figure 5. Typical Crossover Cable Connection ............................................................................................................... 23
Figure 6. Auto Negotiation and Parallel Operation .......................................................................................................... 24
Figure 7. Destination Address Lookup Flow Chart, Stage 1 ............................................................................................ 26
Figure 8. Destination Address Resolution Flow Chart, Stage 2....................................................................................... 27
Figure 9. 802.1p Priority Field Format.............................................................................................................................. 32
Figure 10. Port 2 Far-End Loop back Path ...................................................................................................................... 34
Figure 11. Port 1 and Port 2 Near-End (Remote) Loop back Path .................................................................................. 34
Figure 12. EEPROM Read Cycle Timing Diagram ........................................................................................................ 111
Figure 13. Auto-Negotiation Timing ............................................................................................................................... 112
Figure 14. Reset Timing ................................................................................................................................................. 113
Figure 15. Standard Package: 128-Pin PQFP ............................................................................................................... 115
Figure 16. Standard Package: 100-Ball LFBGA ............................................................................................................. 116
List of Tables
Table 1. KSZ8842-PMQL Pin Description......................................................................................................................... 15
Table 2. KSZ8842-PMBL Pin Description ......................................................................................................................... 19
Table 3. MDI/MDI-X Pin Definitions ................................................................................................................................. 22
Table 4. KSZ8841-PMQL/PMBL EEPROM Format......................................................................................................... 30
Table 5. FID+DA Lookup in VLAN Mode ......................................................................................................................... 31
Table 6. FID+SA Lookup in VLAN Mode ......................................................................................................................... 31
Table 7. EEPROM Format ............................................................................................................................................... 33
Table 8. Format of Per Port MIB Counters...................................................................................................................... 103
Table 9. Port 1s “Per Port” MIB Counters Indirect Memory Offsets............................................................................... 104
Table 10. “All Port Dropped Packet” MIB Counters Format............................................................................................ 104
Table 11. “All Port Dropped Packet” MIB Counters Indirect Memory Offsets................................................................. 104
Table 12. Static MAC Table Format (8 Entries) .............................................................................................................. 106
Table 13. Dynamic MAC Address Table Format (1024 Entries)..................................................................................... 107
Table 14. VLAN Table Format (16 Entries)..................................................................................................................... 108
Table 15. EEPROM Timing Parameters ........................................................................................................................ 111
Table 16. Auto Negotiation Parameters ......................................................................................................................... 112
Table 17. Reset Timing Parameters .............................................................................................................................. 113
Table 18. Transformer Selection Criteria ....................................................................................................................... 114
Table 19. Qualified Single Port Magnetics ..................................................................................................................... 114
Table 20. Typical Reference Crystal Characteristics ...................................................................................................... 114
相关PDF资料
PDF描述
V24C8C100B CONVERTER MOD DC/DC 8V 100W
202K185-25/225-0 BOOT MOLDED
HMM06DRKH CONN EDGECARD 12POS DIP .156 SLD
202D274-4-61/42-0 BOOT MOLDED
SFSD-30-28-H-10.00-SR CABLE ASSY SOCKET 60POS 28AWG
相关代理商/技术参数
参数描述
KSZ8842-PMQLI 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface, Ind Temp (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8851-16MLL 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8851-16MLL TR 功能描述:以太网 IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8851-16MLL-EVAL 功能描述:以太网开发工具 Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8851-16MLL-EVAL 制造商:Micrel Inc 功能描述:BOARD EVALUATION FOR KSZ8851-16MLL