- 您现在的位置：买卖IC网 > PDF目录2082 > LMK04010BISQ/NOPB (National Semiconductor)IC CLOCK CONDITIONER W/PLL 48LLP PDF资料下载
参数资料
| 型号： | LMK04010BISQ/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 39/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CONDITIONER W/PLL 48LLP |
| 标准包装： | 1,000 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | 2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:5 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.296GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 带卷 (TR) |
| 其它名称： | LMK04010BISQ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
The loop filter for PLL2 consists of three external components that implement two lower order poles, plus optional
internal integrated components if 3rd or 4th order poles are needed. The loop filter components for PLL1 must be
external components.
The VCO output buffer signal that appears at the Fout pin when enabled (EN_Fout = 1) should be AC coupled
using a 100 pF capacitor. This output is a single-ended signal by default. If a differential signal is required, a 50
Ω balun may be connected to this pin to convert it to differential.
The clock outputs are all AC coupled with 0.1 F capacitors. CLKout1 and CLKout3 are depicted as LVPECL,
with 120
Ω emitter resistors as source termination. However, the output format of the clock channels will vary by
device part number, so the designer should use the appropriate source termination for each channel. Later
sections of this data sheet illustrate alternative methods for AC coupling, DC coupling and terminating the clock
outputs.
LDO Bypass And Bias Pin
The LDObyp1 and LDObyp2 pins should be connected to GND through external capacitors, as shown in the
diagram. Furthermore, the Bias pin should be connected to VCC through a 1 F capacitor in series.
Loop Filter
Each PLL of the LMK04000 family requires a dedicated loop filter. The loop filter for PLL1 must be connected to
the CPout1 pin. Figure 14 shows a simple 2-pole loop filter. The output of the filter drives an external VCXO
module or discrete implementation of a VCXO using a crystal resonator. Higher order loop filters may be
implemented using additional external R and C components. It is recommended the loop filter for PLL1 result in a
total closed loop bandwidth in the range of 10 Hz to 200 Hz. The design of the loop filter is application specific
and highly dependent on parameters such as the phase noise of the reference clock, VCXO phase noise, and
phase detector frequency for PLL1. National’s Clock Conditioner Owner’s Manual covers this topic in detail and
National’s Clock Design Tool can be used to simulate loop filter designs for both PLLs. These resources may be
As shown in the diagram, the charge pump for PLL2 is directly connected to the optional internal loop filter
components, which are normally used only if either a third or fourth pole is needed. The first and second poles
are implemented with external components. The loop must be designed to be stable over the entire application-
specific tuning range of the VCO. The designer should note the range of KVCO listed in the table of Electrical
Characteristics and how this value can change over the expected range of VCO tuning frequencies. Because
loop bandwidth is directly proportional to KVCO, the designer should model and simulate the loop at the expected
extremes of the desired tuning range, using the appropriate values for KVCO.
When designing with the integrated loop filter of the LMK04000 family, considerations for minimum resistor
thermal noise often lead one to the decision to design for the minimum value for integrated resistors, R3 and R4.
Both the integrated loop filter resistors and capacitors (C3 and C4) also restrict the maximum loop bandwidth.
However, these integrated components do have the advantage that they are closer to the VCO and can therefore
filter out some noise and spurs better than external components. For this reason, a common strategy is to
minimize the internal loop filter resistors and then design for the largest internal capacitor values that permit a
wide enough loop bandwidth. In situations where spurs requirements are very stringent and there is margin on
phase noise, it might make sense to design for a loop filter with integrated resistor values larger than their
minimum value.
44
Copyright 2008–2011, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| LMV393MUTAG | IC OP AMP DUAL GP LV LV 8-UDFN |
| LMX339HASD+T | IC COMPARATOR GP QUAD 14-SOIC |
| LT1011AIS8#TRPBF | IC VOLTAGE COMPARATOR 5V 8-SOIC |
| LT1016IS8#TRPBF | IC COMPARATOR 10NS HI-SPD 8-SOIC |
| LT1017IS8#TRPBF | IC COMPARATOR MICRPWR DUAL 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04010BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04010BISQX/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04011BISQ | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04011BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04011BISQE | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP |
发布紧急采购，3分钟左右您将得到回复。