参数资料
型号: LMK04010BISQ/NOPB
厂商: National Semiconductor
文件页数: 49/65页
文件大小: 0K
描述: IC CLOCK CONDITIONER W/PLL 48LLP
标准包装: 1,000
系列: PowerWise®
类型: 时钟调节器
PLL:
输入: LVCMOS
输出: 2VPECL,LVPECL
电路数: 1
比率 - 输入:输出: 2:5
差分 - 输入:输出: 是/是
频率 - 最大: 1.296GHz
除法器/乘法器: 是/是
电源电压: 3.15 V ~ 3.45 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-WFQFN 裸露焊盘
供应商设备封装: 48-LLP(7x7)
包装: 带卷 (TR)
其它名称: LMK04010BISQ
CLKoutX
CLKoutX*
1
2
0
:
1
2
0
:
0.1 PF
LVPECL
Receiver
100: Trace
(Differential)
LVPECL
Driver
8
2
:
1
2
0
:
Vcc
8
2
:
1
2
0
:
Vcc
0.1 PF
LVDS
Receiver
100: Trace
(Differential)
LVDS
Driver
1
0
:
CLKoutX
CLKoutX*
0.1 PF
LVDS
Receiver
5
0
:
100: Trace
(Differential)
LVDS
Driver
5
0
:
Vbias
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Termination for AC Coupled Differential Operation
AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver
standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver it is important
to ensure the receiver is biased to its ideal DC level.
When driving non-biased LVDS receivers with an LVDS driver, the signal may be AC coupled by adding DC
blocking capacitors, however the proper DC bias point needs to be established at the receiver. One way to do
this is with the termination circuitry in Figure 21.
Figure 21. Differential LVDS Operation, AC Coupling, External Biasing at the Receiver
Some LVDS receivers may have internal biasing on the inputs. In this case, the circuit shown in Figure 21 is
modified by replacing the 50
Ω terminations to Vbias with a single 100 Ω resistor across the input pins of the
receiver, as shown in Figure 22. When using AC coupling with LVDS outputs, there may be a startup delay
observed in the clock output due to capacitor charging. The previous figures employ a 0.1 F capacitor. This
value may need to be adjusted to meet the startup requirements for a particular application.
Figure 22. LVDS Termination for a Self-Biased Receiver
LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 120
Ω emitter resistors
close to the LVPECL driver to provide a DC path to ground as shown in Figure 23. For proper receiver operation,
the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical
DC bias voltage for LVPECL receivers is 2 V. A Thevenin equivalent circuit (82
Ω resistor connected to VCC and
a 120
Ω resistor connected to ground with the driver connected to the junction of the 82 Ω and 120 Ω resistors) is
a valid termination as shown in Figure 23 for VCC = 3.3 V. Note this Thevenin circuit is different from the DC
coupled example in Figure 20.
Figure 23. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent, External Biasing at the
Receiver
Copyright 2008–2011, Texas Instruments Incorporated
53
相关PDF资料
PDF描述
LMV393MUTAG IC OP AMP DUAL GP LV LV 8-UDFN
LMX339HASD+T IC COMPARATOR GP QUAD 14-SOIC
LT1011AIS8#TRPBF IC VOLTAGE COMPARATOR 5V 8-SOIC
LT1016IS8#TRPBF IC COMPARATOR 10NS HI-SPD 8-SOIC
LT1017IS8#TRPBF IC COMPARATOR MICRPWR DUAL 8SOIC
相关代理商/技术参数
参数描述
LMK04010BISQX 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04010BISQX/NOPB 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
LMK04011BISQ 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK04011BISQ/NOPB 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
LMK04011BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP