- 您现在的位置：买卖IC网 > PDF目录2082 > LMK04010BISQ/NOPB (National Semiconductor)IC CLOCK CONDITIONER W/PLL 48LLP PDF资料下载
参数资料
| 型号： | LMK04010BISQ/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 7/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CONDITIONER W/PLL 48LLP |
| 标准包装： | 1,000 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | 2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:5 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.296GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 带卷 (TR) |
| 其它名称： | LMK04010BISQ |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
LMK040x0 (25) (26)
BW = 12 kHz to 20 MHz
140
200
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
185
Integrated RMS Jitter
LMK040x1 (27) (26)
BW = 12 kHz to 20 MHz
130
200
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
190
Integrated RMS Jitter
JCLKout
fs
LVPECL/2VPECL
LMK040x2 (28) (26)
BW = 12 kHz to 20 MHz
150
200
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
190
Integrated RMS Jitter
LMK040x3 (29) (26)
BW = 12 kHz to 20 MHz
145
200
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
200
Integrated RMS Jitter
LMK040x1 (30)
BW = 12 kHz to 20 MHz
130
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
190
Integrated RMS Jitter
JCLKout
fs
LVDS
LMK040x3 (31)
BW = 12 kHz to 20 MHz
145
fCLKout = 250 MHz
BW = 100 Hz to 20 MHz
200
Integrated RMS Jitter
(25) For LMK040x0, FVCO = 1250 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 5, N2 = 5, R2 = 2, FDET = 50 MHz, ICP2 = 3.2 mA, C1 = 0 pF, C2 = 12 nF, R2
= 1.8 k
Ω, LBW = 254 kHz, PM = 81°. CLKDIST parameters: CLKoutX_DIV = Bypass, CLKout_DLY = OFF. VCXO phase noise: 100 Hz:
-100 dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
(26) Max jitter specification applies to CH3 (LVPECL) output and guaranteed by test in production.
(27) For LMK040x1, FVCO = 1500 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 3, N2 = 5, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 0 pF, C2 = 12 nF, R2
= 1.8 k
Ω, LBW = 271 kHz, PM = 80°. CLKDIST parameters: CLKoutX_DIV = 2, CLKout_DLY = OFF. VCXO phase noise: 100 Hz: -100
dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
(28) For LMK040x2, FVCO = 1750 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 7, N2 = 5, R2 = 2, FDET = 50 MHz, ICP2 = 3.2 mA, C1 = 0 pF, C2 = 12 nF, R2
= 1.8 k
Ω, LBW = 360 kHz, PM = 79°. CLKDIST parameters: CLKoutX_DIV = Bypass, CLKout_DLY = OFF. VCXO phase noise: 100 Hz:
-100 dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
(29) For LMK040x3, FVCO = 2000 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 2, N2 = 10, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 0 pF, C2 = 12 nF,
R2 = 1.8 k
Ω, LBW = 445 kHz, PM = 76°. CLKDIST parameters: CLKoutX_DIV = 4, CLKout_DLY = OFF. VCXO phase noise: 100 Hz: -
100 dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
(30) For LMK040x1, FVCO = 1500 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 3, N2 = 5, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 0 pF, C2 = 12 nF, R2
= 1.8 k
Ω, LBW = 271 kHz, PM = 80°. CLKDIST parameters: CLKoutX_DIV = 2, CLKout_DLY = OFF. VCXO phase noise: 100 Hz: -100
dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
(31) For LMK040x3, FVCO = 2000 MHz. PLL1 parameters: FDET = 1 MHz, ICP1 = 100 A, loop bandwidth = 20 Hz. A 100 MHz VCXO drives
the OSCin input of PLL2. PLL2 parameters: VCO_DIV = 2, N2 = 10, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 0 pF, C2 = 12 nF,
R2 = 1.8 k
Ω, LBW = 445 kHz, PM = 76°. CLKDIST parameters: CLKoutX_DIV = 4, CLKout_DLY = OFF. VCXO phase noise: 100 Hz: -
100 dBc/Hz; 1 kHz: -128 dBc/Hz; 10 kHz: -144 dBc/Hz; 100 kHz: -147 dBc/Hz.
Copyright 2008–2011, Texas Instruments Incorporated
15
相关PDF资料 |
PDF描述 |
|---|---|
| LMV393MUTAG | IC OP AMP DUAL GP LV LV 8-UDFN |
| LMX339HASD+T | IC COMPARATOR GP QUAD 14-SOIC |
| LT1011AIS8#TRPBF | IC VOLTAGE COMPARATOR 5V 8-SOIC |
| LT1016IS8#TRPBF | IC COMPARATOR 10NS HI-SPD 8-SOIC |
| LT1017IS8#TRPBF | IC COMPARATOR MICRPWR DUAL 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04010BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04010BISQX/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04011BISQ | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04011BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04011BISQE | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP |
发布紧急采购，3分钟左右您将得到回复。