参数资料
型号: M470T6464EHS-CE6
元件分类: DRAM
英文描述: DDR DRAM MODULE, ZMA200
封装: ROHS COMPLIANT, SODIMM-200
文件页数: 5/22页
文件大小: 401K
代理商: M470T6464EHS-CE6
Rev. 1.0 August 2008
SODIMM
DDR2 SDRAM
13 of 22
(IDD values are for full operating range of Voltage and Temperature)
Symbol
Proposed Conditions
Units
Note
IDD0
Operating one bank active-precharge current;
tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS is HIGH between valid commands;
Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
mA
IDD1
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD =
tRCD(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern
is same as IDD4W
mA
IDD2P
Precharge power-down current;
All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are
FLOATING
mA
IDD2Q
Precharge quiet standby current;
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address bus inputs are STABLE; Data
bus inputs are FLOATING
mA
IDD2N
Precharge standby current;
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
mA
IDD3P
Active power-down current;
All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0
mA
Slow PDN Exit MRS(12) = 1
mA
IDD3N
Active standby current;
All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
mA
IDD4W
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP
= tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus
inputs are SWITCHING
mA
IDD4R
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRAS-
max(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCH-
ING; Data pattern is same as IDD4W
mA
IDD5B
Burst auto refresh current;
tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS is HIGH between valid commands;
Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
mA
IDD6
Self refresh current;
CK and CK at 0V; CKE
≤ 0.2V; Other control and address bus inputs are
FLOATING; Data bus inputs are FLOATING
Normal
mA
Low Power
mA
IDD7
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC =
tRC(IDD), tRRD = tRRD(IDD), tFAW = tFAW(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS is HIGH between valid com-
mands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; Refer to the following
page for detailed timing conditions
mA
10.0 IDD Specification Parameters Definition
相关PDF资料
PDF描述
M470T6464EHS-LF7 DDR DRAM MODULE, ZMA200
M48T128V 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM
M48T12 16 Kbit 2Kb x8 TIMEKEEPER[ SRAM
M48T12-150PC1 16 Kbit 2Kb x8 TIMEKEEPER[ SRAM
M48T12-200PC1 16 Kbit 2Kb x8 TIMEKEEPER[ SRAM
相关代理商/技术参数
参数描述
M470T6464QZH3 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR2 SDRAM Memory
M470T6554BG0-CD5/CC 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC
M470T6554BG3-CD5/CC 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC
M470T6554BGZ0-CD5/CC 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC
M470T6554BGZ3-CD5/CC 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC