参数资料
型号: MA28140
厂商: Dynex Semiconductor Ltd.
英文描述: Packet Telecommand Decoder
中文描述: 包遥控解码器
文件页数: 46/72页
文件大小: 857K
代理商: MA28140
MA28140
46/72
External Authentication Unit Interface
AUDIS
I
Internal AU disable signal. This signal allows bypassing of the internal or external authentication
unit. The internal and external AU are disabled when AUDIS is high. This signal can be
asynchronous
External AU select signal. This signal indicates the use of an external authentication unit. The
PTD uses the external AU when AUEXT is high and the internal AU when AUEXT is low. This
signal can be asynchronous
AU start signal. This signal indicates that a TC frame is received and must be authenticated.
It remains active as long as the external AU is working; it is deasserted after the activation of the
AUEND input. Active high.
Buffer indication signal. This signal indicates which back-end buffer contains the TC segment to
be authenticated.
AUBUF=0: buffer 0 is used
AUBUF=1: buffer 1 is used.
AU result validation signal. This signal validates the authentication process result given on pin
AUR, and indicates the end of the authentication process. This signal can be asynchronous
AU result signal. This signal indicates that the received TC frame is authorized or not authorized.
AUR=0 indicates a bad authentication result, AUR=1 indicates a valid authentication. This signal
can be asynchronous.
AU tail length select signal. This signal indicates the length of the tail for segments authenticated
with the external AU.
- AUTSL = 0: the length of the AU tail is 9 octets
- AUTSL = 1: the length of the AU tail is 0 octets.
If the internal AU is selected (AUEXT = 0), this signal defines the implementation of the Recovery
LAC counter:
- AUTSL = 0: the Recovery LAC counter is stored outside the RAM
- AUTSL = 1: the Recovery LAC counter is stored in the RAM.
AU Status buffer. This output indicates which AU status buffer that the external AU should update.
- AUSBUF = 0: AU status buffer 0
- AUSBUF = 1: AU status buffer 1.
FAR buffer. This output indicates which FAR status buffer that the external AU should update.
- FARBUF = 0: FAR status buffer 0
- FARBUF = 1: FAR status buffer 1.
AUEXT
I
AUST
O
AUBUF
O
AUEND
I
AUR
I
AUTSL
I
AUSBUF
O
FARBUF
O
Miscellaneous
RFAVN
VCLSB
I
I
Incoming signal from physical layer, used to generate CLCW report. Active low. Asynchronous.
Virtual Channel Identifier LSB (static input). This bit enables differentiation between nominal and
redundant decoder, even when using the same Configuration ROM for both decoders.
- VCLSB = 1: The ‘VC ID’ LSB read from the ROM is inverted
- VCLSB = 0: The ‘VC ID’ LSB read from the ROM is not inverted.
Selected TC channel signals. These outputs indicate the last selected TC channel on which the
data present in the back-end buffer was received, it does not concern the CLTUs being input.
SELTC<0> is the LSB.
Decode state signal. This signal indicates that the PTD is in the Decode state (active for all bits
after the start sequence until and including the tail sequence); it can be used for a scrambler.
TM mode signal. This static signal allows selection of the telemetry serial mode.
- TMMOD = 0: the status (CPDUS, FAR, AUS) words are fetched with 5 samples
- TMMOD = 1: the status (CPDUS, FAR, AUS) words are fetched with 2 samples.
Reset signal. This signal allows the initialization of the PTD. Active low.
Parallel or serial interface selecting pin. This static input allows selection of the parallel or serial
interface for MAP data and TM data.
- PAR = 1: parallel mode is selected
- PAR = 0: serial mode is selected.
Reserved pin. This static input shall be connected to ground.
Reserved pin. This static input shall be connected to ground.
Priority mode configuration pin. When this static input is set to 1, the priority mode (TC channels
selection) is selected.
Test pin for production test only. This static input shall be connected to ground in functional mode.
System Clock signal.
+5V (12 pins).
Ground (14 pins).
SELTC<2..0>
O
DECOD
O
TMMOD
I
RESETN
PAR
I
I
MODE
CONF
PRIOR
I
I
I
TEST
CLK
VDD
VSS
I
I
I
I
相关PDF资料
PDF描述
MA28151 Radiation hard Programmable Communication Interface
MA28155 Radiation Hard Programmable Peripheral Interface
MA31750 High Performance MIL-STD-1750 Microprocessor
MA31751 Memory Management & Block Protection Unit
MA31753 DMA Controller (DMAC) For An MA31750 System
相关代理商/技术参数
参数描述
MA28150FBB 功能描述:专用陶瓷电容器 HF CHIP RoHS:否 制造商:Panasonic Electronic Components 电容:470 pF 容差:10 % 电压额定值:250 VAC 工作温度范围:- 25 C to + 125 C 端接类型:SMD/SMT 外壳代码 - in: 外壳代码 - mm:
MA28150FBN 功能描述:专用陶瓷电容器 HF CHIP RoHS:否 制造商:Panasonic Electronic Components 电容:470 pF 容差:10 % 电压额定值:250 VAC 工作温度范围:- 25 C to + 125 C 端接类型:SMD/SMT 外壳代码 - in: 外壳代码 - mm:
MA28150GBB 功能描述:专用陶瓷电容器 HF CHIP RoHS:否 制造商:Panasonic Electronic Components 电容:470 pF 容差:10 % 电压额定值:250 VAC 工作温度范围:- 25 C to + 125 C 端接类型:SMD/SMT 外壳代码 - in: 外壳代码 - mm:
MA28150GBN 功能描述:专用陶瓷电容器 HF CHIP RoHS:否 制造商:Panasonic Electronic Components 电容:470 pF 容差:10 % 电压额定值:250 VAC 工作温度范围:- 25 C to + 125 C 端接类型:SMD/SMT 外壳代码 - in: 外壳代码 - mm:
MA28150JAB 功能描述:专用陶瓷电容器 HF CHIP RoHS:否 制造商:Panasonic Electronic Components 电容:470 pF 容差:10 % 电压额定值:250 VAC 工作温度范围:- 25 C to + 125 C 端接类型:SMD/SMT 外壳代码 - in: 外壳代码 - mm: