- 您现在的位置：买卖IC网 > PDF目录80563 > MC68HC05C5CP (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC05C5CP |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | DIP-40 |
| 文件页数： | 10/58页 |
| 文件大小： | 166K |
| 代理商： | MC68HC05C5CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Page 12
MOTOROLA
Section 3: Memory
MC68HC05C5 Specification Rev. 1.2
following a delay of V
DD
/Slew rate.
When set, LVPI clears bits 0 through 6 in the
programming register to disable the charge pump and prevent programming.
CPEN cannot be set when LVPI is set. During reset, LVPI is set until V
DD
reaches V
LVPI
,
at which time it is cleared. The LVPI circuitry continues to function while the processor is
in STOP mode.
The LVPI function is a mask option. If this function is disabled, bit 7 will be set to a value
of "0".
3.3.1.2
CPEN - Charge Pump Enable
When set, CPEN enables the charge pump which produces the internal EEPROM
programming voltage. This bit should be set concurrently with the LATCH bit. The
programming voltage will not be available until EEPGM is set. The charge pump should
be disabled when not in use. This bit is automatically cleared by the LVPI circuit when
LVPI is set, and cannot be set until LVPI is cleared. CPEN is readable and writable and
is cleared by reset.
3.3.1.3
ER1:ER0 - Erase Select Bits
ER1 and ER0 form a 2-bit field which is used to select one of three erase modes: byte,
block, or bulk. Table 3-1 shows the modes selected for each bit configuration. These bits
are automatically cleared when LVPI is set. These bits are readable and writable and are
cleared by reset.
In byte erase mode, only the selected byte is erased. In block mode, a 32-byte block of
EEPROM is erased. The EEPROM memory space is divided into four 32-byte blocks
($100-$11F, $120-$13F, $140-$15F, $160-$17F), and doing a block erase to any address
within a block will erase the entire block.
In bulk erase mode, the entire 128-byte
EEPROM section is erased.
Table 3-1: Erase Mode Select
3.3.1.4
LATCH
When set, LATCH configures the EEPROM address and data bus for programming.
When LATCH is set, writes to the EEPROM array cause the data bus and the address
bus to be latched. This bit is readable and writable, but reads from the array are inhibited
if the LATCH bit is set and a write to the EEPROM space has taken place. When clear,
1
ER1
0
1
Bulk Erase
ER0
MODE
0
Program (no Erase)
1
Byte Erase
0
Block Erase
相关PDF资料 |
PDF描述 |
|---|---|
| MB89475PFV | 8-BIT, 12.5 MHz, MICROCONTROLLER, PQFP48 |
| MAH28151FXXXX | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CQFP68 |
| MPC8245LZU300D | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA352 |
| MPC8250AZUMHBB | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MPC859DSLZP66 | 32-BIT, 66 MHz, RISC PROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05C8 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PROGRAMMING REFRERENCE GUIDE |
| MC68HC05C8A | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Microcontrollers |
| MC68HC05C8ACFN | 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC |
| MC68HC05C9 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:TECHNICAL DATA |
| MC68HC05C9A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。