- 您现在的位置：买卖IC网 > PDF目录80563 > MC68HC05C5CP (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC05C5CP |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | DIP-40 |
| 文件页数： | 24/58页 |
| 文件大小： | 166K |
| 代理商： | MC68HC05C5CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Page 24
MOTOROLA
Section 4: CPU Core
MC68HC05C5 Specification Rev. 1.2
4.4.2
RESET PIN
The MCU is reset when a logic zero is applied to the RESET input for a period of one and
one-half machine cycles (t
CYC
).
4.4.3
COMPUTER OPERATING PROPERLY (COP) RESET
The MCU contains a watchdog timer that automatically times out if not reset (cleared)
within a specific time by a program reset sequence. If the COP watchdog timer is allowed
to time-out, an internal reset is generated to reset the MCU. Because the internal RESET
signal is used, the MCU comes out of a COP reset in the same operating mode it was in
when the COP time-out was generated.
The COP reset function is enabled or disabled by a mask option.
Refer to SECTION 8 COMPUTER OPERATING PROPERLY for more information on the
COP Watchdog timer.
4.5
INTERRUPTS
The MCU can be interrupted three different ways: by the two maskable hardware
interrupts (IRQ and timer) and the nonmaskable software interrupt instruction (SWI).
Interrupts cause the processor to save register contents on the stack and to set the
interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the
register contents to be recovered from the stack and normal processing to resume.
Unlike RESET, hardware interrupts do not cause the current instruction execution to be
halted, but are considered pending until the current instruction is complete.
NOTE:
The current instruction is the one already fetched and being operated on.
When the current instruction is complete, the processor checks all pending hardware
interrupts. If interrupts are not masked (CCR I bit clear) and if the corresponding interrupt
enable bit is set, the processor proceeds with interrupt processing; otherwise, the next
instruction is fetched and executed.
If both an external interrupt and a timer interrupt are pending at the end of an instruction
execution, the external interrupt is serviced first. The SWI is executed the same as any
other instruction, regardless of the I-bit state.
Table 4-1 lists vector addresses for all interrupts including reset.
相关PDF资料 |
PDF描述 |
|---|---|
| MB89475PFV | 8-BIT, 12.5 MHz, MICROCONTROLLER, PQFP48 |
| MAH28151FXXXX | 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, CQFP68 |
| MPC8245LZU300D | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA352 |
| MPC8250AZUMHBB | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MPC859DSLZP66 | 32-BIT, 66 MHz, RISC PROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05C8 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PROGRAMMING REFRERENCE GUIDE |
| MC68HC05C8A | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Microcontrollers |
| MC68HC05C8ACFN | 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC |
| MC68HC05C9 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:TECHNICAL DATA |
| MC68HC05C9A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。