收藏本站
参数资料
型号： MC68HC11F1VPU2
厂商： MOTOROLA INC
元件分类： 微控制器/微处理器
英文描述： Technical Summary 8-Bit Microcontroller
中文描述： 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PQFP80
封装： 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-80
文件页数： 129/163页
文件大小： 711K
代理商： MC68HC11F1VPU2
MOTOROLA
RESETS AND INTERRUPTS
MC68HC11F1
5-6
TECHNICAL DATA
5.2.6 Pulse Accumulator
The pulse accumulator system is disabled at reset so that the pulse accumulator input
(PAI) pin defaults to being a general-purpose input pin.
5.2.7 Computer Operating Properly (COP)
The COP watchdog system is enabled if the NOCOP control bit in the CONFIG regis-
ter is cleared, and disabled if NOCOP is set. The COP rate is set for the shortest du-
ration time-out.
5.2.8 Serial Communications Interface (SCI)
The reset condition of the SCI system is independent of the operating mode. All trans-
mit and receive interrupts are masked and both the transmitter and receiver are dis-
abled so the port pins default to being general-purpose I/O lines. The SCI frame format
is initialized to an 8-bit character size. The send break and receiver wakeup functions
are disabled. The TDRE and TC status bits in the SCI status register are both set, in-
dicating that there is no transmit data in either the transmit data register or the transmit
serial shift register. The RDRF, IDLE, OR, NF, FE, PF, and RAF receive-related status
bits are cleared.
5.2.9 Serial Peripheral Interface (SPI)
The SPI system is disabled by reset. The port pins associated with this function default
to being general-purpose I/O lines.
5.2.10 Analog-to-Digital Converter
The A/D converter configuration is indeterminate after reset. The ADPU bit is cleared
by reset, which disables the A/D system. The conversion complete flag is cleared by
reset.
5.2.11 System
The EEPROM programming controls are disabled, so the memory system is config-
ured for normal read operation. PSEL[3:0] are initialized with the binary value %0101,
causing the external IRQ pin to have the highest I-bit interrupt priority. The IRQ pin is
configured for level-sensitive operation (for wired-OR systems). The RBOOT, SMOD,
and MDA bits in the HPRIO register reflect the status of the MODB and MODA inputs
at the rising edge of reset. The DLY control bit is set to specify that an oscillator start-
up delay is imposed upon recovery from STOP mode. The clock monitor system is dis-
abled because CME and FCME are cleared.
5.3 Reset and Interrupt Priority
Resets and interrupts have a hardware priority that determines which reset or interrupt
is serviced first when simultaneous requests occur. Any maskable interrupt can be giv-
en priority over other maskable interrupts.
The first six interrupt sources are not maskable. The priority arrangement for these
sources is as follows:
相关PDF资料
PDF描述
MC68HC11F1VPU3 Technical Summary 8-Bit Microcontroller
MC68HC11F1VPU4 Technical Summary 8-Bit Microcontroller
MI-QC211-MWY Military DC-DC Power Supplies
MI-QC211-MXY Military DC-DC Power Supplies
MI-QC211-MYY Military DC-DC Power Supplies
相关代理商/技术参数
参数描述
MC68HC11F1VPU3 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11F1VPU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU5 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*