参数资料
型号: MC68HC11F1VPU2
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: Technical Summary 8-Bit Microcontroller
中文描述: 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PQFP80
封装: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-80
文件页数: 29/163页
文件大小: 711K
代理商: MC68HC11F1VPU2
MOTOROLA
TIMING SYSTEM
MC68HC11F1
9-18
TECHNICAL DATA
9.6.3 Pulse Accumulator Status and Interrupt Bits
The pulse accumulator control bits, PAOVI, PAII, PAOVF, and PAIF are located within
timer registers TMSK2 and TFLG2.
PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag
The PAOVF status bit is set each time the pulse accumulator count rolls over from $FF
to $00. To clear this status bit, write a one in the corresponding data bit position (bit 5)
of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator
overflow for polled or interrupt-driven operation and does not affect the state of
PAOVF. When PAOVI is zero, pulse accumulator overflow interrupts are inhibited, and
the system operates in a polled mode, which requires that PAOVF be polled by user
software to determine when an overflow has occurred. When the PAOVI control bit is
set, a hardware interrupt request is generated each time PAOVF is set. Before leaving
the interrupt service routine, software must clear PAOVF by writing to the TFLG2 reg-
ister.
PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag
The PAIF status bit is automatically set each time a selected edge is detected at the
PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a one in the
corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse
accumulator input edge detect for polled or interrupt-driven operation but does not af-
fect setting or clearing the PAIF bit. When PAII is zero, pulse accumulator input inter-
rupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF
bit must be polled by user software to determine when an edge has occurred. When
the PAII control bit is set, a hardware interrupt request is generated each time PAIF is
set. Before leaving the interrupt service routine, software must clear PAIF by writing to
the TFLG2 register.
TMSK2 — Timer Interrupt Mask 2 Register
$1024
Bit 7
654321
Bit 0
TOI
RTII
PAOVI
PAII
PR1
PR0
RESET:
0000000
0
TFLG2 — Timer Interrupt Flag 2 Register
$1025
Bit 7
654321
Bit 0
TOF
RTIF
PAOVF
PAIF
RESET:
0000000
0
相关PDF资料
PDF描述
MC68HC11F1VPU3 Technical Summary 8-Bit Microcontroller
MC68HC11F1VPU4 Technical Summary 8-Bit Microcontroller
MI-QC211-MWY Military DC-DC Power Supplies
MI-QC211-MXY Military DC-DC Power Supplies
MI-QC211-MYY Military DC-DC Power Supplies
相关代理商/技术参数
参数描述
MC68HC11F1VPU3 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11F1VPU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU4 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11FC0CFU5 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller