- 您现在的位置：买卖IC网 > PDF目录98023 > ML60851DTB (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851DTB |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, 0.80 MM PITCH, PLASTIC, TQFP-44 |
| 文件页数： | 22/84页 |
| 文件大小： | 394K |
| 代理商： | ML60851DTB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
FEDL60851D-01
1Semiconductor
ML60851D
28/83
Interrupt Status Register (INTSTAT)
Read address
DCh
Write address
—
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
000
0000
0
After a bus reset
See
below
0
See
below
See
below
000
0
Definition
Setup Ready Interrupt Status:
When bit D0 of the interrupt enable register (INTENBL) is “1”, the content
of bit D0 of the EP0 status register (EP0STAT) is copied here.
This bit is “0” when D0 of INTENBL is “0”. In other words, when the eight
bytes of setup data are received in the setup stage of control transfer and are
correctly stored in the setup registers, this bit is set to “1” and the
INTR pin is
asserted.
EP1 Packet Ready Interrupt Status: When bit D1 of the interrupt enable register (INTENBL) is “0” (ednpoint 1
interrupt is masked), the content of this bit is “0” and hence no interrupt is
generated.
When endpoint 1 is configured as a receive endpoint (EP1CON D7=0), if bit
D1 of the interrupt enable register (INTENBL) is “1” (EP1 interrupt enabled),
the content of bit D1 of the endpoint packet ready register (PKTRDY) is
copied here.
When endpoint 1 is configured as a transmit endpoint (EP1CON D7=1), if
bit D1 of the interrupt enable register (INTENBL) is “1” (EP1 interrupt
enabled), the inverted (NOT) content of bit D5 of the endpoint pakcet ready
register (PKTRDY) is copied here.
In other words, when endpoint 1 packet ready interrupt (D1 of INTENBL)
has been enabled the following statements become true:
Setup Ready Interrupt Status
EP1 Packet Ready Interrupt
Status
EP2 Packet Ready Interrupt
Status
EP0 Receive Packet Ready
Interrupt Status
EP0 Transmit Packet Ready
Interrupt Status
USB Bus Reset Interrupt Status
Suspend State Interrupt Status
EP3 Packet Ready Interrupt Status
相关PDF资料 |
PDF描述 |
|---|---|
| ML60852A | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851E | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
发布紧急采购，3分钟左右您将得到回复。