- 您现在的位置：买卖IC网 > PDF目录98023 > ML60851DTB (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851DTB |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, 0.80 MM PITCH, PLASTIC, TQFP-44 |
| 文件页数： | 66/84页 |
| 文件大小： | 394K |
| 代理商： | ML60851DTB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
FEDL60851D-01
1Semiconductor
ML60851D
68/83
(3) EP0 Transmit packet ready interrupt
This is used mainly during the transmission of a data packet in a control read transfer.
Operation
Source of operation
Description (conditions, responses, etc.)
EP0 Transmit packet ready
interrupt generation
ML60851D
The EP0 transmit packet ready bit (D4 of PKTRDY) is de-
asserted during a control read transfer when the
processing has changed from the setup stage to the data
stage, and it is possible to write the transmit data to the
FIFO.
At this time, an interrupt is generated if the EP0 transmit
packet ready interrupt enable bit (bit D4 of INTENBL) has
been asserted.
For the second and subsequent packets, in addition to this
condition, before the interrupt is generated, it is necessary
for an ACK response to come from the host for the packet
that has just been sent.
End of EP0 transmit packet
ready interrupt
Local MCU (firmware)
In the case of EP0 transmission, after the one packet of the
EP0 transmit data has been written in EP0TXFIFO, write a
“1” into the EP0 transmit packet ready bit (bit D4 of
PKTRDY). This puts the ML60851D in a state in which it
can transmit the data (that is, it can transmit the data packet
when an IN token arrives), and the
INTR pin is de-asserted
at the same time.
Even when the number of bytes in the write data is less
than the maximum packet size, it is possible to transmit the
data by writing a “1” into the transmit packet ready status
bit. This makes it possible to transmit a short packet.
The following table outlines the relationship between ML60851D registers and EP0 transmit packet ready
interrupt generation.
INTENBL(D4)
EP0 Tx PKTRDY(D4)
INTSTAT(D4)
101
110
0X0
X This symbol means that it does not matter whether the value is ‘1’ or ‘0’
相关PDF资料 |
PDF描述 |
|---|---|
| ML60852A | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851E | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
发布紧急采购，3分钟左右您将得到回复。