参数资料
型号: MPM22CGA800A
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 800 MHz, MICROPROCESSOR, XMA
封装: MMC-2
文件页数: 10/68页
文件大小: 966K
代理商: MPM22CGA800A
Pentium
III Processor Mobile Module MMC-2
Featuring Intel
SpeedStep Technology
12
Datasheet
243356-006
3.1.6
Processor and PIIX4E/M Sideband Signals
Table 6 provides descriptions of the processor and PIIX4E/M sideband signals.
NOTE: See Table 9 for V_CPUPU definition.
Table 6.
Processor and PIIX4E/M Sideband Signal Descriptions
Name
Type
Voltage
Description
FERR#
O D
CMOS
V_CPUPU
Numeric Coprocessor Error: This pin functions as an FERR# signal
supporting coprocessor errors. This signal is tied to the coprocessor
error signal on the processor and is pulled active low by the processor
to the PIIX4E/M.
IGNNE#
I D
CMOS
V_CPUPU
Ignore Error: This open-drain signal is connected to the Ignore Error
pin on the processor and is driven by the PIIX4E/M.
INIT#
I D
CMOS
V_CPUPU
Initialization: INIT# is asserted by the PIIX4E/M to the processor for
system initialization. This signal is an open-drain.
INTR
I D
CMOS
V_CPUPU
Processor Interrupt: INTR is driven by the PIIX4E/M to signal the
processor that an interrupt request is pending and needs to be serviced.
This signal is an open-drain.
NMI
I D
CMOS
V_CPUPU
Non-Maskable Interrupt: NMI is used to force a non-maskable
interrupt to the processor. The PIIX4E/M ISA bridge generates an NMI
when either SERR# or IOCHK# is asserted, depending on how the NMI
Status and Control Register is programmed. This signal is an open-
drain.
A20M#
I D
CMOS
V_CPUPU
Address Bit 20 Mask: When enabled, this open-drain signal causes
the processor to emulate the address wraparound at 1 MB, which
occurs on the Intel 8086 processor.
SMI#
I D
CMOS
V_CPUPU
System Management Interrupt: SMI# is an active-low synchronous
output from the PIIX4E/M that is asserted in response to one of many
enabled hardware or software events. The SMI# open-drain signal can
be an asynchronous input to the processor. However, in this chipset
SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock: STPCLK# is an active-low, synchronous open-drain output
from the PIIX4E/M that is asserted in response to one of many
hardware or software events. STPCLK# connects directly to the
processor and is synchronous to PCICLK. When the processor samples
STPCLK# asserted, the processor responds by entering a low-power
state (Quick Start). The processor will only exit this mode when this
signal is deasserted.
相关PDF资料
PDF描述
MPM22PDA266B 32-BIT, 266 MHz, MICROPROCESSOR, XMA
MPM22PDA366B 32-BIT, 366 MHz, MICROPROCESSOR, XMA
MPM22PDA266A 32-BIT, 266 MHz, MICROPROCESSOR, XMA
MPM22PDA300A 32-BIT, 300 MHz, MICROPROCESSOR, XMA
MPM22PDA300B 32-BIT, 300 MHz, MICROPROCESSOR, XMA
相关代理商/技术参数
参数描述
MPM-25S 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-05 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-12 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-15 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-24 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies