- 您现在的位置：买卖IC网 > PDF目录45376 > MPM22CGA800A (INTEL CORP) 32-BIT, 800 MHz, MICROPROCESSOR, XMA PDF资料下载
参数资料
| 型号： | MPM22CGA800A |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 800 MHz, MICROPROCESSOR, XMA |
| 封装： | MMC-2 |
| 文件页数： | 26/68页 |
| 文件大小： | 966K |
| 代理商： | MPM22CGA800A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
Pentium
III Processor Mobile Module MMC-2
Featuring Intel
SpeedStep Technology
26
Datasheet
243356-006
Asserting the STPCLK# signal while in the Auto Halt state will cause the processor to transition to
the Stop Grant state or the Quick Start state, where a Stop Grant Acknowledge bus cycle will be
issued. Deasserting STPCLK# will cause the processor to return to the Auto Halt state without
issuing a new Halt bus cycle.
The SMI# (System Management Interrupt) is recognized in the Auto Halt state. The return from the
SMI handler can be to either the Normal state or the Auto Halt state. See the Intel Architecture
Software Developer's Manual, Volume III: System Programmer's Guide for more information. No
Halt bus cycle is issued when returning to the Auto Halt state from System Management Mode
(SMM).
The FLUSH# signal is serviced in the Auto Halt state. After flushing the on-chip, the processor
will return to the Auto Halt state without issuing a Halt bus cycle. Transitions in the A20M# and
PREQ# signals are recognized while in the Auto Halt state.
4.5.1.3
Stop Grant State
Intel mobile modules do not support the Stop Grant state.
In desktop systems, the processor enters this mode with the assertion of the STPCLK# signal when
it is configured for the Stop Grant state (via the A15# strapping option). The processor is still able
to respond to snoop requests and latch interrupts. Latched interrupts will be serviced when the
processor returns to the Normal state. Only one occurrence of each interrupt event will be latched.
A transition back to the Normal state can be made by the deassertion of the STPCLK# signal, or the
occurrence of a stop break event (a BINIT#, FLUSH#, or RESET# assertion).
The processor will return to the Stop Grant state after the completion of a BINIT# bus initialization
unless STPCLK# has been deasserted. RESET# assertion will cause the processor to immediately
initialize itself. However, the processor will stay in the Stop Grant state after initialization until
STPCLK# is deasserted. If the FLUSH# signal is asserted, the processor will flush the on-chip
caches and return to the Stop Grant state. A transition to the Sleep state can be made by the
assertion of the SLP# signal.
While in the Stop Grant state, assertions of SMI#, INIT#, INTR, and NMI (or LINT[1:0]) will be
latched by the processor. These latched events will not be serviced until the processor returns to the
Normal state. Only one of each event will be recognized upon return to the Normal state.
4.5.1.4
Quick Start State
The processor enters this mode with the assertion of the STPCLK# signal when the processor is
configured for the Quick Start state (via the A15# strapping option). In the Quick Start state the
processor is only capable of acting on snoop transactions generated by the PSB priority device.
Because of its snooping behavior, Quick Start can only be used in single processor configurations.
A transition to the Deep Sleep state can be made by stopping the clock input to the processor. A
transition back to the Normal state (from the Quick Start state) is made only if the STPCLK# signal
is deasserted.
While in this state, the processor is limited in its ability to respond to input. It is incapable of
latching any interrupts, servicing snoop transactions from symmetric bus masters, or responding to
FLUSH# and BINIT# assertions. In the Quick Start state, the processor will not respond properly to
any input signal other than STPCLK#, RESET#, or BPRI#. If any other input signal changes, then
the behavior of the processor will be unpredictable. No serial interrupt messages may begin or be in
progress while the processor is in the Quick Start state.
相关PDF资料 |
PDF描述 |
|---|---|
| MPM22PDA266B | 32-BIT, 266 MHz, MICROPROCESSOR, XMA |
| MPM22PDA366B | 32-BIT, 366 MHz, MICROPROCESSOR, XMA |
| MPM22PDA266A | 32-BIT, 266 MHz, MICROPROCESSOR, XMA |
| MPM22PDA300A | 32-BIT, 300 MHz, MICROPROCESSOR, XMA |
| MPM22PDA300B | 32-BIT, 300 MHz, MICROPROCESSOR, XMA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPM-25S | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-05 | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-12 | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-15 | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-24 | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
发布紧急采购，3分钟左右您将得到回复。