- 您现在的位置：买卖IC网 > PDF目录385639 > MT46V2M32V1 (Micron Technology, Inc.) DOUBLE DATA RATE DDR SDRAM PDF资料下载
参数资料
| 型号： | MT46V2M32V1 |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | DOUBLE DATA RATE DDR SDRAM |
| 中文描述： | 双倍数据速率的DDR SDRAM内存 |
| 文件页数： | 44/65页 |
| 文件大小： | 2360K |
| 代理商： | MT46V2M32V1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
44
64Mb: x32 DDR SDRAM
2M32DDR-07.p65
–
Rev. 12/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32
DDR SDRAM
I
DD
SPECIFICATIONS AND CONDITIONS
(Notes: 1-5, 10, 12, 14; notes appear on pages 47
–
50) (0
°
C
≤
T
A
≤
+70
°
C; V
DD
Q = 2.5V/+2.65V, V
DD
=2.5V/+2.65V)
PARAMETER/CONDITION
Operating Current: One bank; Active-Precharge;
t
RC =
t
RC MIN;
t
CK =
t
CK (MIN); DQ, DM, and DQS inputs changing twice
per clock cyle; Address and control inputs changing once
per clock cycle
Operating Current: One bank; Active-Read-Precharge;
Burst = 2;
t
RC =
t
RC (MIN);
t
CK =
t
CK (MIN); I
OUT
= 0mA;
Address and control inputs changing once per clock cycle
Precharge Power-Down Standby Current: All banks idle;
Power-down mode;
t
CK =
t
CK (MIN); CKE = LOW
Idle Standby Current: CS# = HIGH; All banks idle;
t
CK =
t
CK (MIN); CKE = HIGH; Address and other control inputs
changing once per clock cycle
Active Power-Down Standby Current: One bank active;
Power-down mode;
t
CK =
t
CK (MIN); CKE = LOW
Active Standby Current: CS# = HIGH; CKE = HIGH;
One bank; Active-Precharge;
t
RC =
t
RAS (MAX);
t
CK =
t
CK (MIN);
DQ, DM, and DQS inputs changing twice per clock cycle;
Address and other control inputs changing once per clock cycle
Operating Current: Burst = 2; Reads; Continuous burst;
One bank active; Address and control inputs changing once per
clock cycle;
t
CK =
t
CK (MIN); I
OUT
= 0mA
Operating Current: Burst = 2; Writes; Continuous burst;
One bank active; Address and control inputs changing once per
clock cycle;
t
CK =
t
CK (MIN); DQ, DM, and DQS inputs
changing twice per clock cycle
Auto Refresh Current
SYMBOL
I
DD
0
-5
-55
175
-6
-65
155
UNITS NOTES
mA
180
165
22
I
DD
1
200
195
190
185
mA
22
I
DD
2P
3
3
3
3
mA
32
I
DD
2N
120
110
100
90
mA
I
DD
3P
70
65
60
55
mA
32
I
DD
3N
125
113
105
95
mA
22
I
DD
4R
355
330
310
295
mA
I
DD
4W
270
250
240
220
mA
t
RC =
t
RFC (MIN)
t
RC =
7.8μs
Standard
I
DD
5
I
DD
6
I
DD
7
245
3.5
2
245
3.5
2
245
3.5
2
245
3.5
2
mA
mA
mA
22
27
11
Self Refresh Current: CKE
≤
0.2V
MAX
CAPACITANCE
(Note: 13; notes appear on pages 47
–
50)
PARAMETER
Delta Input/Output Capacitance: DQs, DQS, DM
Delta Input Capacitance: Command and Address
Delta Input Capacitance: CK, CK#
Input/Output Capacitance: DQs, DQS, DM
Input Capacitance: Command and Address
Input Capacitance: CK, CK#
Input Capacitance: CKE
SYMBOL
DC
IO
DC
I
1
DC
I
2
C
IO
C
I
1
C
I
2
C
I
3
MIN
–
–
–
4.0
2.0
2.0
2.0
MAX
0.50
0.50
0.25
5.0
3.0
3.5
3.5
UNITS
pF
pF
pF
pF
pF
pF
pF
NOTES
29
29
29
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V32M4-1 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75L | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75Z | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75ZL | DOUBLE DATA RATE DDR SDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V32M16 | 制造商:Micron Technology Inc 功能描述:32MX16 DDR SDRAM PLASTIC IND TEMP BGA 2.6V DDR - Trays |
| MT46V32M16-5B | 制造商:Micron Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。