- 您现在的位置：买卖IC网 > PDF目录187166 > MT47H64M8B6-3ELAT:D DDR DRAM, PBGA60 PDF资料下载
参数资料
| 型号： | MT47H64M8B6-3ELAT:D |
| 元件分类： | DRAM |
| 英文描述： | DDR DRAM, PBGA60 |
| 封装： | 10 X 10 MM, ROHS COMPLIANT, FBGA-60 |
| 文件页数： | 115/139页 |
| 文件大小： | 9398K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页当前第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页
Table 38: Truth Table – Current State Bank n – Command to Bank m
Notes: 1–6 apply to the entire table
Current State
CS#
RAS#
CAS#
WE#
Command/Action
Notes
Any
H
X
DESELECT (NOP/continue previous operation)
L
H
NO OPERATION (NOP/continue previous operation)
Idle
X
Any command otherwise allowed to bank m
Row
active, active,
or precharge
L
H
ACTIVATE (select and activate row)
L
H
L
H
READ (select column and start READ burst)
L
H
L
WRITE (select column and start WRITE burst)
L
H
L
PRECHARGE
Read (auto
precharge
disabled)
L
H
ACTIVATE (select and activate row)
L
H
L
H
READ (select column and start new READ burst)
L
H
L
WRITE (select column and start WRITE burst)
L
H
L
PRECHARGE
Write (auto
precharge
disabled)
L
H
ACTIVATE (select and activate row)
L
H
L
H
READ (select column and start READ burst)
L
H
L
WRITE (select column and start new WRITE burst)
L
H
L
PRECHARGE
Read (with
auto
precharge)
L
H
ACTIVATE (select and activate row)
L
H
L
H
READ (select column and start new READ burst)
L
H
L
WRITE (select column and start WRITE burst)
L
H
L
PRECHARGE
Write (with
auto
precharge)
L
H
ACTIVATE (select and activate row)
L
H
L
H
READ (select column and start READ burst)
L
H
L
WRITE (select column and start new WRITE burst)
L
H
L
PRECHARGE
Notes: 1. This table applies when CKEn - 1 was HIGH and CKEn is HIGH and after tXSNR has been
met (if the previous state was self refresh).
2. This table describes an alternate bank operation, except where noted (the current state
is for bank n and the commands shown are those allowed to be issued to bank m, assum-
ing that bank m is in such a state that the given command is allowable). Exceptions are
covered in the notes below.
3. Current state definitions:
Idle:
The bank has been precharged, tRP has been met, and any
READ burst is complete.
Row active:
A row in the bank has been activated and tRCD has been met.
No data bursts/accesses and no register accesses are in progress.
Read:
A READ burst has been initiated with auto precharge disabled
and has not yet terminated.
512Mb: x4, x8, x16 DDR2 SDRAM
Commands
PDF: 09005aef82f1e6e2
Rev. N 1/09 EN
77
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| MT48H32M16LFCJ-8 | 32M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 |
| MT48LC16M8A2BC-8E:G | 16M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| MT48LC16M8A2FC-75L:G | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 |
| MT48LC8M16A2FC-8E:G | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| MT48LC4M16A2F4-7ELAT:G | 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。