![](http://datasheet.mmic.net.cn/200000/MT58L128V18PF-6_datasheet_15084812/MT58L128V18PF-6_3.png)
3
2Mb: 128K x 18, 64K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L128L18P_2.p65 – Rev. 8/00
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
PIPELINED, SCD SYNCBURST SRAM
GENERAL DESCRIPTION (continued)
(CE2, CE2#), burst control inputs (ADSC#, ADSP#,
ADV#), byte write enables (BWx#), and global write
(GW#).
Asynchronous inputs include the output enable
(OE#), clock (CLK), and snooze enable (ZZ). There is
also a burst mode pin (MODE) that selects between
interleaved and linear burst modes. The data-out (Q),
enabled by OE#, is also asynchronous. WRITE cycles
can be from one to two bytes wide (x18) or from one
to four bytes wide (x32/x36), as controlled by the write
control inputs.
Burst operation can be initiated with either address
status processor (ADSP#) or address status controller
(ADSC#) input pins. Subsequent burst addresses can be
internally generated as controlled by the burst advance
pin (ADV#).
Address and write control are registered on-chip to
simplify WRITE cycles. This allows self-timed WRITE
cycles. Individual byte enables allow individual bytes
to be written. During WRITE cycles on the x18 device,
BWa# controls DQa pins and DQPa; BWb# controls
DQb pins and DQPb. During WRITE cycles on the x32
and x36 devices, BWa# controls DQa pins and DQPa;
BWb# controls DQb pins and DQPb; BWc# controls
DQc pins and DQPc; BWd# controls DQd pins and
DQPd. GW# LOW causes all bytes to be written. Parity
pins are only available on the x18 and x36 versions.
This device incorporates a single-cycle deselect fea-
ture during READ cycles. If the device is immediately
deselected after a READ cycle, the output bus goes to a
High-Z state tKQHZ nanoseconds after the rising edge
of clock.
Micron’s 2Mb SyncBurst SRAMs operate from a
+3.3V VDD power supply, and all inputs and outputs
are TTL-compatible. Users can choose either a 3.3V or
2.5V I/O version. The device is ideally suited for Pentium
and PowerPC pipelined systems and systems that ben-
efit from a very wide, high-speed data bus. The device
is also ideal in generic 16-, 18-, 32-, 36-, 64-, and 72-bit-
wide applications.
Please
refer
to
Micron’s
Web
site
the latest data sheet.
*Pin 50 is reserved for address expansion.
**No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.
TQFP PIN ASSIGNMENT TABLE
PIN #
x18
x32/x36
1
NC
NC/DQPc**
2
NC
DQc
3
NC
DQc
4VDDQ
5VSS
6NC
DQc
7NC
DQc
8
DQb
DQc
9
DQb
DQc
10
VSS
11
VDDQ
12
DQb
DQc
13
DQb
DQc
14
VDD
15
VDD
16
NC
17
VSS
18
DQb
DQd
19
DQb
DQd
20
VDDQ
21
VSS
22
DQb
DQd
23
DQb
DQd
24
DQPb
DQd
25
NC
DQd
PIN #
x18
x32/x36
PIN #
x18
x32/x36
PIN #
x18
x32/x36
26
VSS
27
VDDQ
28
NC
DQd
29
NC
DQd
30
NC
NC/DQPd**
31
MODE
32
SA
33
SA
34
SA
35
SA
36
SA1
37
SA0
38
DNU
39
DNU
40
VSS
41
VDD
42
DNU
43
DNU
44
SA
45
SA
46
SA
47
SA
48
SA
49
SA
50
NC/SA*
76
VSS
77
VDDQ
78
NC
DQb
79
NC
DQb
80
SA
NC/DQPb**
81
SA
82
SA
83
ADV#
84
ADSP#
85
ADSC#
86
OE#
87
BWE#
88
GW#
89
CLK
90
VSS
91
VDD
92
CE2#
93
BWa#
94
BWb#
95
NC
BWc#
96
NC
BWd#
97
CE2
98
CE#
99
SA
100
SA
51
NC
NC/DQPa**
52
NC
DQa
53
NC
DQa
54
VDDQ
55
VSS
56
NC
DQa
57
NC
DQa
58
DQa
59
DQa
60
VSS
61
VDDQ
62
DQa
63
DQa
64
ZZ
65
VDD
66
NC
67
VSS
68
DQa
DQb
69
DQa
DQb
70
VDDQ
71
VSS
72
DQa
DQb
73
DQa
DQb
74
DQPa
DQb
75
NC
DQb