- 您现在的位置：买卖IC网 > PDF目录299522 > MT58L128V18PF-6 (CYPRESS SEMICONDUCTOR CORP) 128K X 18 STANDARD SRAM, 3.5 ns, PBGA165 PDF资料下载
参数资料
| 型号： | MT58L128V18PF-6 |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | SRAM |
| 英文描述： | 128K X 18 STANDARD SRAM, 3.5 ns, PBGA165 |
| 封装： | FBGA-165 |
| 文件页数： | 25/25页 |
| 文件大小： | 647K |
| 代理商： | MT58L128V18PF-6 |
9
2Mb: 128K x 18, 64K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L128L18P_2.p65 – Rev. 8/00
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
PIPELINED, SCD SYNCBURST SRAM
FBGA PIN DESCRIPTIONS (continued)
x18
x32/x36
SYMBOL
TYPE
DESCRIPTION
9B
ADSP#
Input
Synchronous Address Status Processor: This active LOW input
interrupts any ongoing burst, causing a new external address to be
registered. A READ is performed using the new address,
independent of the byte write enables and ADSC#, but dependent
upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Power-
down state is entered if CE2 is LOW or CE2# is HIGH.
8A
ADSC#
Input
Synchronous Address Status Controller: This active LOW input
interrupts any ongoing burst, causing a new external address to be
registered. A READ or WRITE is performed using the new address if
CE# is LOW. ADSC# is also used to place the chip into power-down
state when CE# is HIGH.
1R
MODE
Input
Mode: This input selects the burst sequence. A LOW on this
(LB0#)
input selects “linear burst.” NC or HIGH on this input selects
“interleaved burst.” Do not alter input state while device is
operating.
(a) 10J, 10K,
DQa
Input/ SRAM Data I/Os: For the x18 version, Byte “a” is associated DQa’s;
10L, 10M, 11D, 10L, 10M, 11J,
Output Byte “b” is associated with DQb’s. For the x32 and x36 versions,
11E, 11F, 11G 11K, 11L, 11M
Byte “a” is associated with DQa’s; Byte “b” is associated with DQb's;
(b) 1J, 1K,
(b) 10D, 10E,
DQb
Byte “c” is associated with DQc’s; Byte “d” is associated with DQd’s.
1L, 1M, 2D,
10F, 10G, 11D,
Input data must meet setup and hold times around the rising edge
2E, 2F, 2G
11E, 11F, 11G
of CLK.
(c) 1D, 1E,
DQc
1F, 1G, 2D,
2E, 2F, 2G
(d) 1J, 1K, 1L,
DQd
1M, 2J, 2K,
2L, 2M
11C
11N
NC/DQPa
NC/
No Connect/Parity Data I/Os: On the x32 version, these are No
1N
11C
NC/DQPb
I/O
Connect (NC). On the x18 version, Byte “a” parity is DQPa; Byte “b”
–
1C
NC/DQPc
parity is DQPb. On the x36 version, Byte “a” parity is DQPa; Byte
–
1N
NC/DQPd
“b” parity is DQPb; Byte “c” parity is DQPc; Byte “d” parity is DQPd.
1H, 4D, 4E, 4F, 1H, 4D, 4E, 4F,
VDD
Supply Power Supply: See DC Electrical Characteristics and Operating
4G, 4H, 4J,
Conditions for range.
4K, 4L, 4M,
8D, 8E, 8F,
8G, 8H, 8J,
8K, 8L, 8M
3C, 3D, 3E,
VDDQ
Supply Isolated Output Buffer Supply: See DC Electrical Characteristics and
3F, 3G, 3J,
Operating Conditions for range.
3K, 3L, 3M,
3N, 9C, 9D,
9E, 9F, 9G,
9J, 9K, 9L,
9M, 9N
(continued)
相关PDF资料 |
PDF描述 |
|---|---|
| MT58L64V36PF-10 | 64K X 36 STANDARD SRAM, 5 ns, PBGA165 |
| MT58L256L36FS-8.8 | 256K X 36 STANDARD SRAM, 7.5 ns, PQFP100 |
| MT58LC64K16E1S27BDC1 | 64K X 16 STANDARD SRAM, UUC75 |
| MT58LC64K16E1S27BDC3-8.5 | 64K X 16 STANDARD SRAM, 8.5 ns, UUC75 |
| MT58LC64K32C4LG-5L | 64K X 32 STANDARD SRAM, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT58L128V18PT-7.5 | 制造商:Micron Technology Inc 功能描述: |
| MT58L128V32F1 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:4Mb: 256K x 18, 128K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
| MT58L128V32P1T-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT58L128V32P1T-7.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L128V36F1 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:4Mb: 256K x 18, 128K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
发布紧急采购，3分钟左右您将得到回复。