![](http://datasheet.mmic.net.cn/180000/MT58L128V36P1B-4_datasheet_11334059/MT58L128V36P1B-4_14.png)
14
4Mb: 256K x 18, 128K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L256L18P1_D.p65 – Rev. 10/01
2001, Micron Technology, Inc.
4Mb: 256K x 18, 128K x 32/36
PIPELINED, SCD SYNCBURST SRAM
BGA PIN DESCRIPTIONS (continued)
x 1 8
x32/x36
SYMBOL TYPE
DESCRIPTION
4 A
ADSP#
Input Synchronous Address Status Processor: This active LOW input
interrupts any ongoing burst, causing a new external address to
be registered. A READ is performed using the new address,
independent of the byte write enables and ADSC#, but
dependent upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is
HIGH. Power-down state is entered if CE2 is LOW or CE2# is
HIGH.
4 B
ADSC#
Input Synchronous Address Status Controller: This active LOW input
interrupts any ongoing burst, causing a new external address to
be registered. A READ or WRITE is performed using the new
address if CE# is LOW. ADSC# is also used to place the chip into
power-down state when CE# is HIGH.
3 R
MODE
Input Mode: This input selects the burst sequence. A LOW on this
input selects “linear burst.” NC or HIGH on this input selects
“interleaved burst.” Do not alter input state while device is
operating.
(a) 6F, 6H, 6L,
(a) 6K, 6L,
D Q a
Input/ SRAM Data I/Os: For the x18 version, Byte “a” is DQa’s; Byte “b”
6N, 7E, 7G,
6M, 6N, 7K,
Output is DQb’s. For the x32 and x36 versions, Byte “a” is DQa’s;
7K, 7P
7L, 7N, 7P
Byte “b” is DQb’s; Byte “c” is DQc’s; Byte “d” is DQd’s. Input
(b) 1D, 1H,
(b) 6E, 6F,
D Q b
data must meet setup and hold times around the rising edge of
1L, 1N, 2E,
6G, 6H, 7D,
CLK.
2G, 2K, 2M
7E, 7G, 7H
(c) 1D, 1E,
DQc
1G, 1H, 2E,
2F, 2G, 2H
(d) 1K, 1L,
DQd
1N, 1P, 2K,
2L, 2M, 2N
6D
6P
NC/DQPa
NC/
No Connect/Parity Data I/Os: On the x32 version, these are No
2P
6 D
NC/DQPb
I/O
Connect (NC). On the x18 version, Byte “a” parity is DQPa; Byte
–
2D
NC/DQPc
“b” parity is DQPb. On the x36 version, Byte “a” parity is DQPa;
–
2P
NC/DQPd
Byte “b” parity is DQPb; Byte “c” parity is DQPc; Byte “d” parity
is DQPd.
2J, 4C, 4J,
VDD
Supply Power Supply: See DC Electrical Characteristics and Operating
4R, 5R, 6J
Conditions for range.
1A, 1F, 1J,
VDDQ
Supply Isolated Output Buffer Supply: See DC Electrical Characteristics
and
1M, 1U, 7A,
Operating Conditions for range.
7F, 7J, 7M,
7U
3D, 3E, 3F,
VSS
Supply Ground: GND.
3H, 3K, 3L,
3H, 3K, 3M,
3M, 3N, 3P,
3N, 3P, 5D,
5D, 5E, 5F,
5E, 5F, 5H,
5G, 5H, 5K,
5K, 5M, 5N,
5M, 5N, 5P
5P
(continued on next page)