收藏本站
参数资料
型号： NAND01GR3B3CZA1
厂商： STMICROELECTRONICS
元件分类： PROM
英文描述： 128M X 8 FLASH 1.8V PROM, 35 ns, PBGA63
封装： 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, VFBGA-63
文件页数： 27/59页
文件大小： 998K
代理商： NAND01GR3B3CZA1
33/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
DATA PROTECTION
The device has both hardware and software fea-
tures to protect against program and erase opera-
tions.
It features a Write Protect, WP, pin, which can be
used to protect the device against program and
erase operations. It is recommended to keep WP
at VIL during power-up and power-down.
In addition, to protect the memory from any invol-
untary program/erase operations during power-
transitions, the device has an internal voltage de-
tector which disables all functions whenever VCC
is below 1.5V.
The device features a Block Lock mode, which is
enabled by setting the Power-Up Read Enable,
Lock/Unlock Enable, PRL, signal to High.
The Block Lock mode has two levels of software
protection.
■
Blocks Lock/Unlock
■
Blocks Lock-down
Refer to Figure 21. for an overview of the protec-
tion mechanism.
Blocks Lock
All the blocks are locked simultaneously by issuing
a Blocks Lock command (see Table 10.).
All blocks are locked after power-up and when the
Write Protect signal is Low.
Once all the blocks are locked, one sequence of
consecutive blocks can be unlocked by using the
Blocks Unlock command.
Refer to Figure 25., Command Latch AC Wave-
forms for details on how to issue the command.
Blocks Unlock
A sequence of consecutive locked blocks can be
unlocked, to allow program or erase operations, by
issuing an Blocks Unlock command (see Table
10.).
The Blocks Unlock command consists of four
steps:
■
One bus cycle to setup the command
■
two or three bus cycles to give the Start Block
Address (refer to Table 8. , Table 9. and
Figure 19.)
■
one bus cycle to confirm the command
■
two or three bus cycles to give the End Block
Address (refer to Table 8. , Table 9.and Figure
19.).
The Start Block Address must be nearer the logi-
cal LSB (Least Significant Bit) than End Block Ad-
dress.
If the Start Block Address is the same as the End
Block Address, only one block is unlocked.
Only one consecutive area of blocks can be un-
locked at any one time. It is not possible to unlock
multiple areas.
Figure 19. Blocks Unlock Operation
Note: Three address cycles are required for 2,4 and 8 Gb devices. The 512Mb and 1Gb devices only require two address cycles.
I/O
WP
Start Block Address, 3 cycles
ai08670
23h
Blocks Unlock
Command
Add1
Add2
Add3
24h
Add1
Add2
Add3
End Block Address, 3 cycles
相关PDF资料
PDF描述
NAND02GR4B2BZB1 128M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
NCH030A3-FREQ-OUT27 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT
NTHA3JAA3-FREQ-OUT27 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT
NTHA3KC3-FREQ-OUT27 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 4 MHz, HCMOS OUTPUT
NCHA80C3-FREQ1-OUT27 CRYSTAL OSCILLATOR, CLOCK, 24 MHz - 80 MHz, HCMOS OUTPUT
相关代理商/技术参数
参数描述
NAND01GR3M0AZB5E 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
NAND01GR3M0AZB5F 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
NAND01GR3M0AZC5E 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
NAND01GR3M0AZC5F 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
NAND01GR3M0BZB5E 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*