- 您现在的位置：买卖IC网 > PDF目录189259 > NT56V6620C0T-75 (NANYA TECHNOLOGY CORP) SYNCHRONOUS DRAM, PDSO54 PDF资料下载
参数资料
| 型号： | NT56V6620C0T-75 |
| 厂商： | NANYA TECHNOLOGY CORP |
| 元件分类： | DRAM |
| 英文描述： | SYNCHRONOUS DRAM, PDSO54 |
| 封装： | 0.400 INCH, SSOP2-54 |
| 文件页数： | 11/66页 |
| 文件大小： | 1701K |
| 代理商： | NT56V6620C0T-75 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
NT56V6610C0T NT56V6620C0T
64Mb : x8 x16
PC133 / PC100 Synchronous DRAM
REV 1.1 June, 2000
19
NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Clock Enable (CKE) Truth Table
CKE
Command
Current
State
Previous
Cycle
Current
Cycle
/CS
/RAS
/CAS
/WE
A12,
A13
A11–
A10
Action
Notes
H
X
INVALID
1
L
H
X
Exit Self Refresh with
Device Deselect
2
L
H
L
H
X
Exit Self Refresh with No
Operation
2
L
H
L
H
L
X
ILLEGAL
2
L
H
L
H
L
X
ILLEGAL
2
L
H
L
X
ILLEGAL
2
Self
Fresh
L
X
Maintain Self Refresh
H
X
INVALID
1
L
H
X
Power Down mode exit,
all banks idle
2
L
H
L
X
ILLEGAL
2
Power
Down
L
X
Maintain Power Down
Mode
H
X
3
H
L
H
X
3
H
L
H
X
Refer to the Idle State
section of the Current
State Truth Table
3
H
L
H
X
CBR Refresh
H
L
OP Code
Mode Register Set
4
H
L
H
X
3
H
L
H
X
3
H
L
H
X
Refer to the Idle State
section of the Current
State Truth Table
3
H
L
H
X
Entry Self Refresh
4
H
L
OP Code
Mode Register Set
All
Banks
Idle
L
X
Power Down
4
H
X
Refer to operations in the
Current State Truth Table
H
L
X
Begin Clock Suspend
next cycle
5
L
H
X
Exit Clock Suspend next
cycle
Any
State
other
than
listed
above
L
X
Maintain Clock Suspend
1.
For the given Current State CKE must be low in the previous cycle.
2.
When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for
CKE (tCES) must be satisfied. When exiting power down mode, a NOP command (or Device Deselect Command) is required on
the first rising clock after CKE goes high .
3.
The address inputs (A13 - A0) depend on the command that is issued. See the Idle State section of the Current State Truth Table
for more information.
4.
The Precharge Power Down Mode,the Self Refresh Mode,and the Mode Register Set can only be entered from the all banks idle
state.
5.
Must be a legal command as defined in the Current State Truth Table.
相关PDF资料 |
PDF描述 |
|---|---|
| NT5CB256M4AN-BF | DDR DRAM, PBGA78 |
| NT5DS64M8BF-6KI | DDR DRAM, PBGA60 |
| NT5SE8M16DS-6K | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| NT5SV8M8DT-7 | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| NTC1111-20MHZ | Analog IC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NT5CB128M16FP-DI | 制造商:Nanya Technology Corporation 功能描述: 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DIA | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DII | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16HP-CG | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5CB128M8FN-DH | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
发布紧急采购，3分钟左右您将得到回复。