- 您现在的位置：买卖IC网 > PDF目录189259 > NT56V6620C0T-75 (NANYA TECHNOLOGY CORP) SYNCHRONOUS DRAM, PDSO54 PDF资料下载
参数资料
| 型号： | NT56V6620C0T-75 |
| 厂商： | NANYA TECHNOLOGY CORP |
| 元件分类： | DRAM |
| 英文描述： | SYNCHRONOUS DRAM, PDSO54 |
| 封装： | 0.400 INCH, SSOP2-54 |
| 文件页数： | 15/66页 |
| 文件大小： | 1701K |
| 代理商： | NT56V6620C0T-75 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
NT56V6610C0T NT56V6620C0T
64Mb : x8 x16
PC133 / PC100 Synchronous DRAM
REV 1.1 June, 2000
22
NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Current State Truth Table (Part 3of 3)(See note 1)
Command
Current
State
/CS
/RAS
/CAS
/WE
A12,
A13
A11-A0
Description
Action
Notes
L
OP Code
Mode Register
Set
ILLEGAL
L
H
X
Auto or Self
Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
4
L
H
BS
Row
Address
Bank Active
ILLEGAL
4
L
H
L
BS
Column
Write
Start Write; Determine if Auto
Precharge
9
L
H
L
H
BS
Column
Read
Start Write; Determine if Auto
Precharge
9
L
H
L
X
Burst
Termination
No Operation;
Row Active after tDPL
L
H
X
No Operation
No Operation;Row Active after
tDPL
Write
Recovering
H
X
Device Deselect
No Operation;
Row Active after tDPL
L
OP Code
Mode Register
Set
ILLEGAL
L
H
X
Auto or Self
Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
4
L
H
BS
Row
Address
Bank Active
ILLEGAL
4
L
H
L
BS
Column
Write
ILLEGAL
4,9
L
H
L
H
BS
Column
Read
ILLEGAL
4,9
L
H
L
X
Burst
Termination
No Operation;
Precharge Active after tDPL
L
H
X
No Operation
No Operation;
Precharge Active after tDPL
Write
Recovering
With Auto
Precharge
H
X
Device Deselect
No Operation;
Precharge Active after tDPL
L
OP Code
Mode Register
Set
ILLEGAL
L
H
X
Auto or Self
Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
L
H
BS
Row
Address
Bank Active
ILLEGAL
L
H
L
BS
Column
Write
ILLEGAL
L
H
L
H
BS
Column
Read
ILLEGAL
L
H
L
X
Burst
Termination
No Operation;
Idle after tRC
L
H
X
No Operation
No Operation;
Idle after tRC
Refreshing
H
X
Device Deselect
No Operation;
Idle after tRC
L
OP Code
Mode Register
Set
ILLEGAL
L
H
X
Auto or Self
Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
L
H
BS
Row
Address
Bank Active
ILLEGAL
L
H
L
BS
Column
Write
ILLEGAL
L
H
L
H
BS
Column
Read
ILLEGAL
L
H
L
X
Burst
Termination
ILLEGAL
L
H
X
No Operation
Mode
Register
Accessing
H
X
Device Deselect
相关PDF资料 |
PDF描述 |
|---|---|
| NT5CB256M4AN-BF | DDR DRAM, PBGA78 |
| NT5DS64M8BF-6KI | DDR DRAM, PBGA60 |
| NT5SE8M16DS-6K | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| NT5SV8M8DT-7 | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| NTC1111-20MHZ | Analog IC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NT5CB128M16FP-DI | 制造商:Nanya Technology Corporation 功能描述: 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DIA | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DII | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16HP-CG | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5CB128M8FN-DH | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
发布紧急采购，3分钟左右您将得到回复。