Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
10
12.5% of the clock period increments. An automatic input buffer delay compensation mode is available for phase
delay. Each PPLL provides two outputs that can have programmable (12.5% steps) phase differences.
Embedded Block RAM
New 512 x 18 block-port RAM blocks are embedded in the FPGA core to signicantly increase the amount of mem-
ory and complement the distributed PFU memories. The EBRs include two write ports, two read ports, and two
byte lane enables which provide four-port operation. Optional arbitration between the two write ports is available,
as well as direct connection to the high-speed system bus.
Additional logic has been incorporated to allow signicant exibility for FIFO, constant multiply, and two-variable
multiply functions. The user can congure FIFO blocks with exible depths of 512K, 256K, and 1K including asyn-
chronous and synchronous modes and programmable status and error ags. Multiplier capabilities allow a multiply
of an 8-bit number with a 16-bit xed coefcient or vice versa (24-bit output), or a multiply of two 8-bit numbers (16-
bit output). On-the-y coefcient modications are available through the second read/write port.
Two 16 x 8-bit CAMs per embedded block can be implemented in single match, multiple match, and clear modes.
The EBRs can also be preloaded at device conguration time.
Conguration
The FPGAs functionality is determined by internal conguration RAM. The FPGAs internal initialization/congura-
tion circuitry loads the conguration data at powerup or under system control. The conguration data can reside
externally in an EEPROM or any other storage media. Serial EEPROMs provide a simple, low pin-count method for
conguring FPGAs.
The RAM is loaded by using one of several conguration modes. Supporting the traditional master/slave serial,
master/slave parallel, and asynchronous peripheral modes, Series 4 also utilizes its MicroProcessor Interface and
Embedded System Bus to perform both programming and readback. Daisy chaining of multiple devices and partial
reconguration are also permitted.
Other conguration options include the initialization of the embedded-block RAM memories and FPSC memory as
well as system bus options and bit stream error checking. Programming and readback through the JTAG (IEEE
1149.2) port is also available meeting In-System Programming (ISP) standards (IEEE 1532 Draft).
ORSO42G5 and ORSO82G5 Overview
The ORSO42G5 and ORSO82G5 FPSCs provide high-speed backplane transceivers combined with FPGA logic.
The ORSO42G5 and ORSO82G5 devices are based on the 1.5V OR4E04 ORCA FPGA and have a 36 x 36 array
of Programmable Logic Cells (PLCs). The embedded core, which contains the backplane transceivers, is attached
to the right side of the device and is integrated directly into the FPGA array. A top level diagram of the basic chip