收藏本站
参数资料
型号： P89V51RB2BBC,557
厂商： NXP Semiconductors
文件页数： 54/80页
文件大小： 0K
描述： IC 80C51 MCU 1024 RAM 44TQFP
产品培训模块： Migrating from 8/16-Bit MCUs to 32-Bit ARMs
标准包装： 800
系列： 89V
核心处理器： 8051
芯体尺寸： 8-位
速度： 40MHz
连通性： SPI，UART/USART
外围设备： 欠压检测/复位，POR，PWM，WDT
输入/输出数： 32
程序存储器容量： 16KB（16K x 8）
程序存储器类型： 闪存
RAM 容量： 1K x 8
电压 - 电源 (Vcc/Vdd)： 4.5 V ~ 5.5 V
振荡器型： 内部
工作温度： 0°C ~ 70°C
封装/外壳： 44-TQFP
包装： 托盘
配用： 622-1017-ND - BOARD 44-ZIF PLCC SOCKET
其它名称： 935277723557
P89V51RB2BBC
P89V51RB2BBC-ND
PIC18F87K22 FAMILY
DS39960D-page 58
2009-2011 Microchip Technology Inc.
4.1.3
CLOCK TRANSITIONS AND STATUS
INDICATORS
The length of the transition between clock sources is
the sum of two cycles of the old clock source and
three to four cycles of the new clock source. This for-
mula assumes that the new clock source is stable.
The HF-INTOSC and MF-INTOSC are termed as
INTOSC in this chapter.
Three bits indicate the current clock source and its
status, as shown in Table 4-2. The three bits are:
OSTS (OSCCON<3>)
HFIOFS (OSCCON<2>)
SOSCRUN (OSCCON2<6>)
When the OSTS bit is set, the primary clock is providing
the device clock. When the HFIOFS or MFIOFS bit is
set, the INTOSC output is providing a stable 16 MHz
clock source to a divider that actually drives the device
clock. When the SOSCRUN bit is set, the SOSC oscil-
lator is providing the clock. If none of these bits are set,
either the LF-INTOSC clock source is clocking the
device or the INTOSC source is not yet stable.
If the internal oscillator block is configured as the
primary clock source by the FOSC<3:0> Configuration
bits (CONFIG1H<3:0>), then the OSTS and HFIOFS or
MFIOFS bits can be set when in PRI_RUN or
PRI_IDLE modes. This indicates that the primary clock
(INTOSC output) is generating a stable 16 MHz output.
Entering another INTOSC power-managed mode at
the same frequency would clear the OSTS bit.
4.1.4
MULTIPLE SLEEP COMMANDS
The power-managed mode that is invoked with the
SLEEP
instruction is determined by the setting of the
IDLEN bit at the time the instruction is executed. If
another SLEEP instruction is executed, the device will
enter the power-managed mode specified by IDLEN at
that time. If IDLEN has changed, the device will enter
the new power-managed mode specified by the new
setting.
4.2
Run Modes
In the Run modes, clocks to both the core and
peripherals are active. The difference between these
modes is the clock source.
4.2.1
PRI_RUN MODE
The PRI_RUN mode is the normal, Full-Power Execu-
tion mode of the microcontroller. This is also the default
mode upon a device Reset, unless Two-Speed Start-up
is enabled. (For details, see Section 28.4 “Two-Speed
Start-up”
.) In this mode, the OSTS bit is set. The
HFIOFS or MFIOFS bit may be set if the internal
oscillator block is the primary clock source. (See
Section 3.2 “Control Registers”
.)
4.2.2
SEC_RUN MODE
The SEC_RUN mode is the compatible mode to the
“clock-switching” feature offered in other PIC18
devices. In this mode, the CPU and peripherals are
clocked from the SOSC oscillator. This enables lower
power consumption while retaining a high-accuracy
clock source.
SEC_RUN mode is entered by setting the SCS<1:0>
bits to ‘01’. The device clock source is switched to the
SOSC oscillator (see Figure 4-1), the primary oscillator
is shut down, the SOSCRUN bit (OSCCON2<6>) is set
and the OSTS bit is cleared.
On transitions from SEC_RUN mode to PRI_RUN
mode, the peripherals and CPU continue to be clocked
from the SOSC oscillator while the primary clock is
started. When the primary clock becomes ready, a
clock switch back to the primary clock occurs (see
Figure 4-2). When the clock switch is complete, the
SOSCRUN bit is cleared, the OSTS bit is set and the
primary clock is providing the clock. The IDLEN and
SCS bits are not affected by the wake-up and the
SOSC oscillator continues to run.
TABLE 4-2:
SYSTEM CLOCK INDICATOR
Main Clock Source
OSTS
HFIOFSor
MFIOFS
SOSCRUN
Primary Oscillator
10
0
INTOSC (HF-INTOSC or
MF-INTOSC)
01
0
Secondary Oscillator
00
1
MF-INTOSC or
HF-INTOSC as Primary
Clock Source
11
0
LF-INTOSC is Running or
INTOSC is Not Yet Stable
00
0
Note 1:
Caution should be used when modifying
a single IRCF bit. At a lower VDD, it is
possible to select a higher clock speed
than is supportable by that VDD. Improper
device operation may result if the VDD/
FOSC specifications are violated.
2:
Executing a SLEEP instruction does not
necessarily place the device into Sleep
mode. It acts as the trigger to place the
controller into either the Sleep mode or
one of the Idle modes, depending on the
setting of the IDLEN bit.
Note:
The SOSC oscillator can be enabled by
setting the SOSCGO bit (OSCCON2<3>).
If this bit is set, the clock switch to the
SEC_RUN mode can switch immediately
once SCS<1:0> are set to ‘01’.
相关PDF资料
PDF描述
VJ1825A223JBCAT4X CAP CER 0.022UF 200V 5% NP0 1825
VJ1825A223KBCAT4X CAP CER 0.022UF 200V NP0 1825
VJ2225A562JBAAT4X CAP CER 5600PF 50V 5% NP0 2225
VJ2225A562JBBAT4X CAP CER 5600PF 100V 5% NP0 2225
VJ2225A562JBCAT4X CAP CER 5600PF 200V 5% NP0 2225
相关代理商/技术参数
参数描述
P89V51RB2FA 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 16K FLASH PLCC44
P89V51RB2FA,529 功能描述:8位微控制器 -MCU 80C51 16K FL / 512 R RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
P89V51RB2FA529 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 40MHZ LCC-44
P89V51RB2FN 制造商:NXP Semiconductors 功能描述:IC MCU 8BIT 80C51 16K FLASH DIP40 制造商:NXP Semiconductors 功能描述:IC, MCU 8BIT 80C51 16K FLASH, DIP40
P89V51RB2FN,112 功能描述:8位微控制器 -MCU 80C51 16K FL / 512 R RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*