
Data Sheet
253
Rev. 1.2, 2006-01-26
QuadFALCTM
PEF 22554 E
E1 Registers
PLB
2
rw
Payload Loop-Back
0B
Normal operation. Payload loop is disabled.
1B
The payload loop-back loops the data stream from the receiver
section back to transmitter section. Looped data is output on pin
RDO. Data received on port XDI, XSIG, SYPX and XMFS is
ignored. With XSP.TT0 = “1” time slot 0 is also looped back. If
XSP.TT0 = “0” time slot 0 is generated internally. AIS is sent
immediately on port RDO by setting the FMR2.SAIS bit. It is
recommended to write the actual value of XC1 into this register
once again, because a write access to register XC1 sets the
read/write pointer of the transmit elastic buffer into its optimal
position to ensure a maximum wander compensation (the write
operation forces a slip).
AXRA
1
rw
Automatic Transmit Remote Alarm
0B
Normal operation (remote alarm bit is not set automatically)
1B
The remote alarm bit is set automatically in the outgoing data
stream if the receiver is in asynchronous state (FRS0.LFA bit is
set). In synchronous state the remote alarm bit is reset. Additionally
in multiframe format FMR2.RFS1 = “1” and FMR3.EXTIW = “1 and
the 400 ms time-out has elapsed, the remote alarm bit is activ”e in
the outgoing data stream. In multiframe synchronous state the
outgoing remote alarm bit is cleared. The remote alarm will be send
at least for one second. Superframe Format (F4, F12, F72): Bit 2 in
every DS0 channel is forced to zero, even if the payload is not
channelized. Extended Superframe Format (ESF): A repeating
16-bit pattern “1111111100000000” is transmitted continuously on
the ESF data link. This pattern may be interrupted, while interrupt
periods do not exceed 100 ms.
ALMF
0
rw
Automatic Loss of Multiframe
0B
Normal operation
1B
The receiver searches a new basic and multiframing if more than
914 CRC errors have been detected in a time interval of one
second. The internal 914 CRC error counter is reset if the
multiframe synchronization is found. Incrementing the counter is
only enabled in the multiframe synchronous state.
Field
Bits
Type
Description