
Data Sheet
683
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Operational Description
Note: After the device configuration a software reset should be executed by setting of bits CMDR.XRES/RRES.
FMR4.AUTO = 1
Automatic synchronization in case of definite framing candidate (FRS0.FSRF). In
case of multiple framing candidates and CRC6 errors different resynchronization
conditions can be programmed via FMR2.MCSP/SSP.
FMR4.SSC1 = 1
FMR4.SSC0 = 1
FMR2.MCSP = 0
FMR2.SSP = 1
Synchronization and resynchronization
conditions, for details see register
description
1) Remote alarm handling and CRC6 calculation are commonly selected by RC0.SJR
Table 177
HDLC Controller Configuration (T1/J1)
MODE = 88
H
MODE2= 88
H
MODE3= 88
H
HDLC channel 1 receiver active, no address comparison.
HDLC channel 2 receiver active, no address comparison.
HDLC channel 3 receiver active, no address comparison.
CCR1 = 18
H
CCR3= 08
H
CCR4= 08
H
Enable signaling via TS(24:1), interframe time fill with continuous flags (channel 1).
Interframe time fill with continuous flags (channel 2).
Interframe time fill with continuous flags (channel 3).
IMR0.RME = 0
IMR0.RPF = 0
IMR1.XPR = 0
IMR4.RME2 = 0
IMR4.RPF2 = 0
IMR5.XPR2 = 0
IMR5.RME3 = 0
IMR5.RPF3 = 0
IMR5.XPR3 = 0
Unmask interrupts for HDLC processor requests.
RTR4.0 = 1
TTR4.0 = 1
TSEO = 00
H
TSBS1 = FF
H
TSBS2 = FF
H
TSBS3 = FF
H
TSS2 = 01
H
TSS3 = 02
H
Select time slot 24 for HDLC data reception and transmission.
Even and odd frames are used for HDLC reception and transmission.
Select all bits of selected time slot (channel 1).
Select all bits of selected time slot (channel 2).
Select all bits of selected time slot (channel 3).
Select time slot 1 for HDLC channel 2.
Select time slot 2 for HDLC channel 3.
Table 178
Configuration of the CAS-BR Controller (T1/J1)
FMR5.EIBR = 1
Enable CAS-BR Mode
Send CAS-BR information stored in XS(12:1)
IMR1.CASE = 0
IMR0.RSC = 0
Enable interrupts which indicate the access to the XS(12:1) CAS-BR registers and any
data change in RS(12:1)
Table 176
Framer Configuration (T1/J1) (cont’d)
Register
Function
T1
J1