
Data Sheet
407
Rev. 1.2, 2006-01-26
QuadFALCTM
PEF 22554 E
E1 Registers
RDO2
3
rsc
Receive Data Overflow - HDLC Channel 2
This interrupt status indicates that the external micro controller did not
respond fast enough to an RPF2 or RME2 interrupt and that data in
RFIFO2 has been lost. Even when this interrupt status is generated, the
frame continues to be received when space in the RFIFO2 is available
again.
Note: Whereas the bit RSIS2.RDO2 in the frame status byte indicates
whether an overflow occurred when receiving the frame currently
accessed in the RFIFO2, the ISR4.RDO2 interrupt status is
generated as soon as an overflow occurs and does not necessarily
pertain to the frame currently accessed by the processor.
0B
no receive data overflow has been detected on HDLC channel 2.
1B
a receive data overflow has been detected on HDLC channel 2.
ALLS2
2
rsc
All Sent - HDLC Channel 2
This bit is set if the last bit of the current frame has been sent completely
and XFIFO2 is empty. This bit is valid in HDLC mode only.
0B
data transmission is in progress on HDLC channel 2.
1B
data transmission is idle on HDLC channel 2, XFIFO2 is empty.
XDU2
1
rsc
Transmit Data Underrun - HDLC Channel 2
Transmitted frame was terminated with an abort sequence because no
data was available for transmission in XFIFO2 and no XME2 was issued.
Note: Transmitter and XFIFO2 are reset and deactivated if this condition
occurs. They are reactivated not before this interrupt status register
has been read. Thus, XDU2 should not be masked via register
IMR4. Additionally, CMDR3.SRES2 must be set after XDU occurs
to reset the signaling transmitter.
0B
data transmission is in progress on HDLC channel 2.
1B
data transmission has been stopped due to data underrun on
HDLC channel 2.
RPF2
0
rsc
Receive Pool Full - HDLC Channel 2
32 bytes of a frame have arrived in the receive FIFO2. The frame is not
yet completely received.
0B
data reception is in progress on HDLC channel 2.
1B
data has been stored in RFIFO2 and can be read.
Field
Bits
Type
Description