
QuadFALCTM
PEF 22554 E
T1/J1 Registers
Data Sheet
504
Rev. 1.2, 2006-01-26
RESX
3
rw
Rising Edge Synchronous Pulse Transmit
Depending on this bit all transmit system interface data are clocked
(outputs) or sampled (inputs) with the selected active edge. See
Only valid if CMR2.IXSC = 0B:
Note: CMR2.IXSC = 1B: value of RESX bit has no impact on the selected
edge of the system interface clock but value of RESR bit is used as
RESX. Example: If RESR = 0B, the rising edge of system interface
clock is the selected one for sampling data on XDI and vice versa.
Active edge of the transmit marker is also controlled by SIC4.SYPX.
0B
Clocked or sampled with the first falling edge of the selected
system interface clock.
1B
Clocked or sampled with the first rising edge of the selected system
interface clock.
RESR
2
rw
Rising Edge Synchronous Pulse Receive
Depending on this bit all receive system interface data are clocked
(outputs) or sampled (inputs) with the selected active edge. See
Note: If bit CMR2.IRSP is set, the behavior of signal RFM (if used) is
inverse (1B = falling edge, 0B = rising edge). Active edge of the
receive marker is also controlled by SIC4.SYPR.
0B
Clocked or sampled with the first falling edge of the selected
system interface clock.
1B
Clocked or sampled with the first rising edge of the selected system
interface clock.
TTRF
1
rw
TTR Register Function (Fractional T1/J1 Access)
Setting this bit the function of the TTR(4:1) registers are changed. A one
in each TTR register forces the XSIGM marker high for the corresponding
time slot and controls sampling of the time slots provided on pin XSIG.
XSIG is selected by PC(3:1).XPC(3:0).
DAF
0
rw
Disable Automatic Freeze
0B
Signaling is automatically frozen if one of the following alarms
occurred: Loss-Of-signal (FRS0.LOS), Loss-of-Frame- Alignment
(FRS0.LFA), or receive slips (ISR3.RSP/N).
1B
Automatic freezing of signaling data is disabled. Updating of the
signaling buffer is also done if one of the above described alarm
conditions is active. However, updating of the signaling buffer is
stopped if SIC2.FFS is set. Significant only if the serial signaling
access is enabled.
Field
Bits
Type
Description