参数资料
| 型号： | PI7C7300DNAE |
| 厂商： | Pericom |
| 文件页数： | 16/107页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE 3PORT 272-BGA |
| 标准包装： | 40 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 272-BBGA |
| 供应商设备封装： | 272-PBGA（27x27） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页
PI7C7300D
3-PORT PCI-TO-PCI BRIDGE
Page 16 of 107
Pericom Semiconductor
November 2005 - Revision 1.01
Name
Pin #
Type
Description
S1_IRDY#,
S2_IRDY#
H19,
B2
PSTS
Secondary IRDY (Active LOW). Driven by the
initiator of a transaction to indicate its ability to
complete current data phase on the secondary side.
Once asserted in a data phase, it is not de-asserted until
the end of the data phase. Before tri-stated, it is driven
to a de-asserted state for one cycle.
S1_TRDY#,
S2_TRDY#
H18,
A2
PSTS
Secondary TRDY (Active LOW). Driven by the
target of a transaction to indicate its ability to complete
current data phase on the secondary side. Once
asserted in a data phase, it is not de-asserted until the
end of the data phase. Before tri-stated, it is driven to a
de-asserted state for one cycle.
S1_DEVSEL#,
S2_DEVSEL#
J20,
D3
PSTS
Secondary Device Select (Active LOW). Asserted by
the target indicating that the device is accepting the
transaction. As a master, PI7C7300D waits for the
assertion of this signal within 5 cycles of S1_FRAME#
or S2_FRAME# assertion; otherwise, terminate with
master abort. Before tri-stated, it is driven to a de-
asserted state for one cycle.
S1_STOP#,
S2_STOP#
J19,
C3
PSTS
Secondary STOP (Active LOW). Asserted by the
target indicating that the target is requesting the
initiator to stop the current transaction. Before tri-
stated, it is driven to a de-asserted state for one cycle.
S1_LOCK#,
S2_LOCK#
J18,
B3
PSTS
Secondary LOCK (Active LOW). Asserted by the
master for multiple transactions to complete.
S1_PERR#,
S2_PERR#
J17,
D4
PSTS
Secondary Parity Error (Active LOW). Asserted
when a data parity error is detected for data received on
the secondary interface. Before being tri-stated, it is
driven to a de-asserted state for one cycle.
S1_SERR#,
S2_SERR#
K20,
C4
PI
Secondary System Error (Active LOW). Can be
driven LOW by any device to indicate a system error
condition.
S1_REQ#[7:0],
S2_REQ#[6:0]
B11, A12, D13,
C13, C15, A16,
C17, B17
R3, P2, P1, M2,
M1, K1, K3
PIU
Secondary Request (Active LOW). This is asserted
by an external device to indicate that it wants to start a
transaction on the secondary bus. The input is
externally pulled up through a resistor to VDD.
S1_GNT#[7:0]
S2_GNT#[6:0]
C11, B12, B13,
A14, D14, B16,
D16, B18
P4, R1, N4, M3,
L4, L1, K2
PO
Secondary Grant (Active LOW). PI7C7300D asserts
this pin to access the secondary bus. PI7C7300D de-
asserts this pin for at least 2 PCI clock cycles before
asserting it again. During idle and S1_GNT# or S2-
GNT# asserted, PI7C7300D will drive S1_AD,
S1_CBE, and S1_PAR or S2_AD, S2_CBE, and
S2_PAR.
S1_RESET#,
S2_RESET#
B10,
T4
PO
Secondary RESET (Active LOW). Asserted when
any of the following conditions are met:
1.
Signal P_RESET# is asserted.
2.
Secondary reset bit in bridge control register in
configuration space is set.
When asserted, all control signals are tri-stated and
zeroes are driven on S1_AD, S1_CBE, and S1_PAR or
S2_AD, S2_CBE, and S2_PAR.
S1_EN,
S2_EN
W3,
W4
PIU
Secondary Enable (Active HIGH). When S1_EN or
S2_EN is inactive, secondary bus PCI S1 or PCI S2
will be asynchronously tri-stated.
S1_M66EN,
S2_M66EN
D7,
W5
PI
Secondary Interface 66MHz Operation. This input
is used to specify if PI7C7300D is capable of running
at 66MHz on the secondary side. When HIGH, the S1
or S2 bus may run at 66MHz. When LOW, the S1 or
S2 bus may only run at 33MHz.
If P_M66EN is pulled LOW, both S1_M66EN and
S2_M66EN need to be LOW.
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8140AMAE | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C7300EVB | 功能描述:界面开发工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8140A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8140AEVB | 功能描述:界面开发工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8140AMA | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8140AMAE | 功能描述:外围驱动器与原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。