收藏本站
参数资料
型号： PIC18LF96J65-I/PT
厂商： Microchip Technology
文件页数： 82/131页
文件大小： 0K
描述： IC PIC MCU FLASH 48KX16 100TQFP
标准包装： 90
系列： PIC® 18F
核心处理器： PIC
芯体尺寸： 8-位
速度： 41.667MHz
连通性： EBI/EMI，以太网，I²C，SPI，UART/USART
外围设备： 欠压检测/复位，POR，PWM，WDT
输入/输出数： 70
程序存储器容量： 96KB（48K x 16）
程序存储器类型： 闪存
RAM 容量： 3808 x 8
电压 - 电源 (Vcc/Vdd)： 2 V ~ 3.6 V
数据转换器： A/D 16x10b
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 100-TQFP
包装： 托盘
PIC18F97J60 FAMILY
DS39762F-page 54
2011 Microchip Technology Inc.
3.7.1.1
System Clock Selection and the
FOSC2 Configuration Bit
The SCS bits are cleared on all forms of Reset. In the
device’s default configuration, this means the primary
oscillator, defined by FOSC<1:0> (that is, one of the
HC or EC modes), is used as the primary clock source
on device Resets.
The default clock configuration on Reset can be changed
with the FOSC2 Configuration bit. This bit affects the
clock source selection setting when SCS<1:0> = 00.
When FOSC2 = 1 (default), the oscillator source
defined
by
FOSC<1:0>
is
selected
whenever
SCS<1:0> = 00. When FOSC2 = 0, the INTRC oscillator
is selected whenever SCS<1:0> = 00. Because the SCS
bits are cleared on Reset, the FOSC2 setting also
changes the default oscillator mode on Reset.
Regardless of the setting of FOSC2, INTRC will always
be enabled on device power-up. It will serve as the
clock source until the device has loaded its configura-
tion values from memory. It is at this point that the
FOSC Configuration bits are read and the oscillator
selection of operational mode is made.
Note that either the primary clock or the internal
oscillator will have two bit setting options, at any given
time, depending on the setting of FOSC2.
3.7.2
OSCILLATOR TRANSITIONS
PIC18F97J60 family devices contain circuitry to
prevent clock “glitches” when switching between clock
sources. A short pause in the device clock occurs
during the clock switch. The length of this pause is the
sum of two cycles of the old clock source and three to
four cycles of the new clock source. This formula
assumes that the new clock source is stable.
Clock transitions are discussed in greater detail in
Section 4.1.2 “Entering Power-Managed Modes”
.
3.8
Effects of Power-Managed Modes
on the Various Clock Sources
When PRI_IDLE mode is selected, the designated
primary oscillator continues to run without interruption.
For all other power-managed modes, the oscillator
using the OSC1 pin is disabled. The OSC1 pin (and
OSC2 pin if used by the oscillator) will stop oscillating.
In
secondary
clock
modes
(SEC_RUN
and
SEC_IDLE), the Timer1 oscillator is operating and
providing the device clock. The Timer1 oscillator may
also run in all power-managed modes if required to
clock Timer1 or Timer3.
In RC_RUN and RC_IDLE modes, the internal oscilla-
tor provides the device clock source. The 31 kHz
INTRC output can be used directly to provide the clock
and may be enabled to support various special
features, regardless of the power-managed mode (see
Section 25.2 “Watchdog Timer (WDT)”
through
Section 25.5 “Fail-Safe Clock Monitor”
for more
information on WDT, Fail-Safe Clock Monitor and
Two-Speed Start-up).
If the Sleep mode is selected, all clock sources are
stopped. Since all the transistor switching currents have
been stopped, Sleep mode achieves the lowest current
consumption of the device (only leakage currents).
Enabling any on-chip feature that will operate during
Sleep will increase the current consumed during Sleep.
The INTRC is required to support WDT operation. The
Timer1 oscillator may be operating to support a
Real-Time Clock. Other features may be operating that
do not require a device clock source (i.e., MSSP slave,
PSP, INTx pins and others). Peripherals that may add
significant
current
consumption
are
listed
in
Section 28.2 “DC Characteristics: Power-Down and
Supply Current PIC18F97J60 Family (Industrial)”
3.9
Power-up Delays
Power-up delays are controlled by two timers, so that
no external Reset circuitry is required for most applica-
tions. The delays ensure that the device is kept in
Reset until the device power supply is stable under nor-
mal circumstances, and the primary clock is operating
and stable. For additional information on power-up
delays, see Section 5.6 “Power-up Timer (PWRT)”.
The first timer is the Power-up Timer (PWRT), which
provides a fixed delay on power-up (Parameter 33,
Table 28-12); it is always enabled.
The second timer is the Oscillator Start-up Timer
(OST), intended to keep the chip in Reset until the
crystal oscillator is stable (HS modes). The OST does
this by counting 1024 oscillator cycles before allowing
the oscillator to clock the device.
There is a delay of interval, TCSD (Parameter 38,
Table 28-12), following POR, while the controller
becomes ready to execute instructions.
TABLE 3-3:
OSC1 AND OSC2 PIN STATES IN SLEEP MODE
Oscillator Mode
OSC1 Pin
OSC2 Pin
EC, ECPLL
Floating, pulled by external clock
At logic low (clock/4 output)
HS, HSPLL
Feedback inverter is disabled at quiescent
voltage level
Feedback inverter is disabled at quiescent
voltage level
Note:
See Table 5-2 in Section 5.0 “Reset” for time-outs due to Sleep and MCLR Reset.
相关PDF资料
PDF描述
PIC24F16KL401-I/P IC MCU 16BIT 16KB FLASH 20-PDIP
PIC24FJ128GA010-I/PF IC PIC MCU FLASH 128KB 100TQFP
PIC24FJ256GA110-I/PF IC PIC MCU FLASH 256K 100TQFP
PIC24FJ256GB110-I/PF IC PIC MCU FLASH 256K 100TQFP
PIC24FJ64GA004-E/ML IC PIC MCU FLASH 64K 44-QFN
相关代理商/技术参数
参数描述
PIC1-R68-JT 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-JTQ 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-JTW 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-KT 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-KTQ 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*