- 您现在的位置：买卖IC网 > PDF目录1965 > PIC18LF96J65-I/PT (Microchip Technology)IC PIC MCU FLASH 48KX16 100TQFP PDF资料下载
参数资料
| 型号： | PIC18LF96J65-I/PT |
| 厂商： | Microchip Technology |
| 文件页数： | 90/131页 |
| 文件大小： | 0K |
| 描述： | IC PIC MCU FLASH 48KX16 100TQFP |
| 标准包装： | 90 |
| 系列： | PIC® 18F |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 41.667MHz |
| 连通性： | EBI/EMI，以太网，I²C，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 70 |
| 程序存储器容量： | 96KB（48K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 3808 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 100-TQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页
2011 Microchip Technology Inc.
DS39762F-page 61
PIC18F97J60 FAMILY
4.4.3
RC_IDLE MODE
In RC_IDLE mode, the CPU is disabled but the periph-
erals continue to be clocked from the internal oscillator.
This mode allows for controllable power conservation
during Idle periods.
From RC_RUN mode, RC_IDLE mode is entered by
setting the IDLEN bit and executing a SLEEP instruction.
If the device is in another Run mode, first set IDLEN,
then clear the SCS bits and execute SLEEP. When the
clock source is switched to the INTRC, the primary
oscillator is shut down and the OSTS bit is cleared.
When a wake event occurs, the peripherals continue to
be clocked from the INTRC. After a delay of TCSD
following the wake event, the CPU begins executing
code being clocked by the INTRC. The IDLEN and
SCS bits are not affected by the wake-up. The INTRC
source will continue to run if either the WDT or the
Fail-Safe Clock Monitor is enabled.
4.5
Exiting Idle and Sleep Modes
An exit from Sleep mode, or any of the Idle modes, is
triggered by an interrupt, a Reset or a WDT time-out.
This section discusses the triggers that cause exits
from power-managed modes. The clocking subsystem
actions are discussed in each of the power-managed
modes sections (see Section 4.2 “Run Modes”,
).
4.5.1
EXIT BY INTERRUPT
Any of the available interrupt sources can cause the
device to exit from an Idle mode, or the Sleep mode, to
a Run mode. To enable this functionality, an interrupt
source must be enabled by setting its enable bit in one
of the INTCON or PIE registers. The exit sequence is
initiated when the corresponding interrupt flag bit is set.
On all exits from Idle or Sleep modes by interrupt, code
execution branches to the interrupt vector if the
GIE/GIEH bit (INTCON<7>) is set. Otherwise, code
execution continues or resumes without branching
(see Section 10.0 “Interrupts”).
A fixed delay of interval, TCSD, following the wake event
is required when leaving the Sleep and Idle modes.
This delay is required for the CPU to prepare for execu-
tion. Instruction execution resumes on the first clock
cycle following this delay.
4.5.2
EXIT BY WDT TIME-OUT
A WDT time-out will cause different actions depending
on which power-managed mode the device is in when
the time-out occurs.
If the device is not executing code (all Idle modes and
Sleep mode), the time-out will result in an exit from the
power-managed
mode
(see
and Section 4.3 “Sleep Mode”). If the device
is executing code (all Run modes), the time-out will
result in a WDT Reset (see Section 25.2 “Watchdog
).
The WDT timer and postscaler are cleared by one of
the following events:
Executing a SLEEP or CLRWDT instruction
The loss of a currently selected clock source (if
the Fail-Safe Clock Monitor is enabled)
4.5.3
EXIT BY RESET
Exiting an Idle or Sleep mode by Reset automatically
forces the device to run from the INTRC.
4.5.4
EXIT WITHOUT AN OSCILLATOR
START-UP TIMER DELAY
Certain exits from power-managed modes do not
invoke the OST at all. There are two cases:
PRI_IDLE mode, where the primary clock source
is not stopped
The primary clock source is either the EC or
ECPLL mode
In these instances, the primary clock source either
does not require an oscillator start-up delay, since it is
already running (PRI_IDLE), or normally does not
require an oscillator start-up delay (EC). However, a
fixed delay of interval, TCSD, following the wake event
is still required when leaving the Sleep and Idle modes
to allow the CPU to prepare for execution. Instruction
execution resumes on the first clock cycle following this
delay.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC24F16KL401-I/P | IC MCU 16BIT 16KB FLASH 20-PDIP |
| PIC24FJ128GA010-I/PF | IC PIC MCU FLASH 128KB 100TQFP |
| PIC24FJ256GA110-I/PF | IC PIC MCU FLASH 256K 100TQFP |
| PIC24FJ256GB110-I/PF | IC PIC MCU FLASH 256K 100TQFP |
| PIC24FJ64GA004-E/ML | IC PIC MCU FLASH 64K 44-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC1-R68-JT | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-JTQ | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-JTW | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-KT | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-KTQ | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
发布紧急采购，3分钟左右您将得到回复。