
S1C33E07 Technical Manual Revision History
Code No.
Page
Chapter/Section
Contents
410573603
I-1-1 I.1 Overview
The descriptions were modified.
OSC3 Oscillator Circuit
Ceramic oscillation: 5 MHz min. to 48 MHz max.
PLL
Multiplication rate: x1, x2, x3, … x15, x16
The description was added.
OSC3 Oscillator Circuit
Before using a ceramic . . . for ceramic resonators.
I-1-3
The description was deleted.
CARD (Serial Input/Output with Direction Control)
( Supports EPSON middleware FS33.)
I-1-6
The description was modified.
Operating Voltage
VDD (Core): 1.70 to 1.90 V . . . a ceramic resonator is used
Operating Temperatures
(0 to 70C when a ceramic resonator is used)
I-5-9 I.5.5 Power-Down Mode
The description was modified.
Canceling HALT or SLEEP mode
The interrupt enable/disable . . . handler routine is executed.
I-7-7 I.7.7 PLL Characteristics
The description was modified.
note 2) Multiplication rate: x1, x2, x3, . . . x14, x15, x16
I-8-1 I.8 Basic External Wiring Diagram
The description was modified.
Note:
2 Oscillation characteristics . . . for ceramic resonators.
III-1-7 III.1.5.1 OSC3 Oscillator Circuit
The description was modified.
Ceramic oscillation: 5 MHz min. to 48 MHz max.
The description was added.
Before using a ceramic . . . for ceramic resonators.
III-1-17 III.1.9.1 MCLK Clock Supply to Each
Module
Table III.1.9.1.1 was modified.
III-1-17 III.1.9.2 Automatic Clock Control in
HALT Mode
Table III.1.9.2.1 was modified.
III-1-37~38 III.1.14 Details of Control Registers
The I/O register table and the descriptions were modified.
0x301B04, D12, D24
III-4-1 III.4 Misc Registers
The description was added.
The control bits shown below . . . Management Unit (CMU).”
III-4-6 III.4.5 Misc Register Operating Clock
The descriptions in Section III.4.5 were modified.
III-4-28 III.4.7 Precautions
The description was added.
The control bits shown below . . . Management Unit (CMU).”
V-4-4 V.4.4.1 SmartMedia Interface
The description was deleted.
(For SmartMedia . . . included with the middleware.)
V-4-5 V.4.4.2 CompactFlash Interface
The description was deleted.
(For SmartMedia . . . included with the middleware.)
VI-2-3 VI.2.4 EGPIO Operating Clock
The description was modified.
The EGPIO module is clocked . . . the CMU to the EGPIO port.
AP-A-83 Appendix A I/O Map
The I/O register table (0x301B04) was modified.
AP-C-1 C.1 Major Development Tools
The description was deleted.
(3. S1C33 Family Middleware Packages)
AP-E-5 Appendix E Summary of Precautions
The description was added.
Misc Registers
The control bits shown below . . . Management Unit (CMU).”
AP-F-1 Appendix F Supplementary
Description for Clock Control
The table was modified.