
IV PERIPHERAL MODULES 2 (TIMERS): 16-BIT TIMERS (T16)
IV-1-20
EPSON
S1C33E07 TECHNICAL MANUAL
0x300786–0x3007AE: 16-bit Timer x Control Registers (pT16_CTLx)
Name
Address
Register name
Bit
Function
Setting
Init. R/W
Remarks
–
INITOLx
(TMODEx)
SELFMx
SELCRBx
OUTINVx
CKSLx
PTMx
PRESETx
PRUNx
D15–9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
16-bit timer x initial output level
(reserved for 16-bit timer x test)
16-bit timer x fine mode selection
16-bit timer x comparison buffer
16-bit timer x output inversion
16-bit timer x input clock selection
16-bit timer x clock output control
16-bit timer x reset
16-bit timer x Run/Stop control
–
0
–
R/W
R
R/W
W
R/W
0 when being read.
Advanced mode
Do not write 1.
0 when being read.
00300786
|
003007AE
(HW)
–
1 Enabled
0 Disabled
1 Fine mode 0 Normal
1 Invert
0 Normal
1 External clock 0 Internal clock
1 On
0 Off
1 Reset
0 Invalid
1 Run
0 Stop
16-bit timer x
control register
(pT16_CTLx)
1 Test mode 0 Normal
1 High
0 Low
Note: The letter ‘x’ in bit names, etc., denotes a timer number from 0 to 5.
0x300786 16-bit Timer 0 Control Register (pT16_CTL0)
0x30078E 16-bit Timer 1 Control Register (pT16_CTL1)
0x300796 16-bit Timer 2 Control Register (pT16_CTL2)
0x30079E 16-bit Timer 3 Control Register (pT16_CTL3)
0x3007A6 16-bit Timer 4 Control Register (pT16_CTL4)
0x3007AE 16-bit Timer 5 Control Register (pT16_CTL5)
D[15:9]
Reserved
D8
INITOLx: 16-bit Timer x Initial Output Level Select Bit (Advanced Mode)
Selects an initial output level for timer output.
1 (R/W): High
0 (R/W): Low (default)
The timer output pin goes to the initial output level set using this bit when the timer output is turned
off by writing 0 to PTMx (D2) or when the timer is reset by writing 1 to PRESETx (D1). However, this
level is inverted if OUTINVx (D4) is set to 1.
Note that writing to this bit is enabled only in advanced mode.
D7
(TMODEx): Reserved
Do not set this bit to 1.
D6
SELFMx: 16-bit Timer x Fine Mode Select Bit
Sets fine mode for clock output.
1 (R/W): Fine mode
0 (R/W): Normal output (default)
When SELFMx is set to 1, clock output is set in fine mode which allows adjustment of the output signal
duty ratio in units of a half cycle for the input clock.
When SELFMx is set to 0, normal clock output will be performed.
D5
SELCRBx: 16-bit Timer x Comparison Buffer Enable Bit
Enables or disables writing to the comparison register buffer.
1 (R/W): Enabled
0 (R/W): Disabled (default)
When SELCRBx is set to 1, comparison data is read and written from/to the comparison register buffer.
The content of the buffer is loaded to the comparison data register when the counter is reset by the
software or the comparison B signal.
When SELCRBx is set to 0, comparison data is read and written from/to the comparison data register.