参数资料
型号: S29CL032J0RQAI033
厂商: SPANSION LLC
元件分类: PROM
英文描述: 1M X 32 FLASH 3.3V PROM, 48 ns, PQFP80
封装: PLASTIC, MO-108CB-1, QFP-80
文件页数: 20/79页
文件大小: 2994K
代理商: S29CL032J0RQAI033
March 30, 2009 S29CD-J_CL-J_00_B3
S29CD-J & S29CL-J Flash Family
27
Data
She e t
Figure 8.4 Initial Burst Delay Control
Notes
1. Burst access starts with a rising CLK edge and when ADV# is active.
2. Configurations register 6 is always set to 1 (CR6 = 1). Burst starts and data outputs on the rising CLK edge.
3. CR [13-10] = 1 or three clock cycles
4. CR [13-10] = 2 or four clock cycles
5. CR [13-10] = 3 or five clock cycles
8.4.3
Configuration Register
The configuration register sets various operational parameters associated with burst mode. Upon power-up
or hardware reset, the device defaults to the asynchronous read mode and the configuration register settings
are in their default state. (See Table 8.6 for the default Configuration Register settings.) The host system
determines the proper settings for the entire configuration register, and then execute the Set Configuration
Register command sequence before attempting burst operations. The configuration register is not reset after
deasserting CE#.
The Configuration Register does not occupy any addressable memory location, but rather, is accessed by the
Configuration Register commands. The Configuration Register is readable at any time, however, writing the
Configuration Register is restricted to times when the Embedded Algorithm is not active. If the user
attempts to write the Configuration Register while the Embedded Algorithm is active, the write operation is
ignored and the contents of the Configuration Register remain unchanged.
The Configuration Register is a 16 bit data field which is accessed by DQ15–DQ0. During a read operation,
DQ31–DQ16 returns all zeroes. Also, the Configuration Register reads operate the same as the Autoselect
command reads. When the command is issued, the bank address is latched along with the command. Read
operations to the bank that was specified during the Configuration Register read command return
Configuration Register contents. Read operations to the other bank return flash memory data. Either bank
address is permitted when writing the Configuration Register read command.
The configuration register can be read with a four-cycle command sequence. See Section 20.1, Command
Definitions on page 73 for sequence details.
Table 8.5 describes the Configuration Register settings.
CLK
ADV#
Addresses
DQ31-DQ03
DQ31-DQ04
DQ31-DQ05
Valid Address
Three CLK Delay
2nd CLK
3rd CLK
4th CLK
5th CLK
1st CLK
Four CLK Delay
Address 1 Latched
Five CLK Delay
D0
D1
D2
D3
D0
D1
D2
D0
D1
D2
D3
D4
相关PDF资料
PDF描述
SMCP-67201AV-25SHXXX 512 X 9 OTHER FIFO, 25 ns, CDIP28
SL0-67201AL-25SB 512 X 9 OTHER FIFO, 25 ns, UUC28
SL0-67201AL-30MHXXX 512 X 9 OTHER FIFO, 30 ns, UUC28
SLDP-67201AV-40FHXXX 512 X 9 OTHER FIFO, 40 ns, CDFP28
SL0-67201AL-40 512 X 9 OTHER FIFO, 40 ns, UUC28
相关代理商/技术参数
参数描述
S29GL016A 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI010 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI012 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI013 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAIR10 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology