- 您现在的位置：买卖IC网 > PDF目录271227 > S29CL032J0RQAI033 (SPANSION LLC) 1M X 32 FLASH 3.3V PROM, 48 ns, PQFP80 PDF资料下载
参数资料
| 型号： | S29CL032J0RQAI033 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 3.3V PROM, 48 ns, PQFP80 |
| 封装： | PLASTIC, MO-108CB-1, QFP-80 |
| 文件页数： | 35/79页 |
| 文件大小： | 2994K |
| 代理商： | S29CL032J0RQAI033 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
40
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B3 March 30, 2009
Da ta
Sh e e t
8.8.6
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors
are selected for erasure, the entire time-out also applies after each additional sector erase command. When
the time-out period is complete, DQ3 switches from a “0” to a “1.” If the time between additional sector erase
commands from the system can be assumed to be less than 50 s, the system need not monitor DQ3. See
Section 8.7.2, Sector Erase on page 31 for more details.
After the sector erase command is written, the system reads the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted the command sequence, then reads DQ3. If DQ3 is “1,”
the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until
the erase operation is complete. If DQ3 is “0,” the device accepts additional sector erase commands.
To ensure the command has been accepted, the system software check the status of DQ3 prior to and
following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last
command might not have been accepted. Table 8.9 shows the status of DQ3 relative to the other status bits.
8.8.7
RY/BY#: Ready/Busy#
The device provides a RY/BY# open drain output pin as a way to indicate to the host system that the
Embedded Algorithms are either in progress or have been completed. If the output of RY/BY# is low, the
device is busy with either a program, erase, or reset operation. If the output is floating, the device is ready to
accept any read/write or erase operation. When the RY/BY# pin is low, the device will not accept any
additional program or erase commands with the exception of the Erase suspend command. If the device has
entered Erase Suspend mode, the RY/BY# output is floating. For programming, the RY/BY# is valid (RY/BY#
= 0) after the rising edge of the fourth WE# pulse in the four write pulse sequence. For chip erase, the RY/
BY# is valid after the rising edge of the sixth WE# pulse in the six write pulse sequence. For sector erase, the
RY/BY# is also valid after the rising edge of the sixth WE# pulse.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a 0 (busy) until the
internal reset operation is complete, which requires a time of tREADY (during Embedded Algorithms). The
system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not executing (RY/BY# pin is floating), the reset operation is
completed in a time of tREADY (not during Embedded Algorithms). The system can read data tRH after the
RESET# pin returns to VIH.
Since the RY/BY# pin is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-
up resistor to VCC. An external pull-up resistor is required to take RY/BY# to a VIH level since the output is an
open drain.
Table 8.9 shows the outputs for RY/BY#, DQ7, DQ6, DQ5, DQ3 and DQ2. Figure 18.2, Figure 18.6, Figure
18.8 and Figure 18.9 show RY/BY# for read, reset, program, and erase operations, respectively.
Notes
1. DQ5 switches to 1 when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See
Section 8.8.5, DQ5: Exceeded Timing Limits on page 39 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. See Section 8.8.1, DQ7: Data# Polling on page 35 and
Section 8.8.3, DQ2: Toggle Bit II on page 37 for further details.
Table 8.9 Write Operation Status
Operation
DQ7
DQ6
DQ5
DQ3
DQ2
RY/BY#
Standard
Mode
Embedded Program Algorithm
DQ7#
Toggle
0
N/A
No toggle
0
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
0
Erase
Suspend
Mode
Reading within Erase
Suspended Sector
1
No toggle
0
N/A
Toggle
1
Reading within Non-Erase
Suspended Sector
Data
1
Erase-Suspend-Program
DQ7#
Toggle
0
N/A
0
相关PDF资料 |
PDF描述 |
|---|---|
| SMCP-67201AV-25SHXXX | 512 X 9 OTHER FIFO, 25 ns, CDIP28 |
| SL0-67201AL-25SB | 512 X 9 OTHER FIFO, 25 ns, UUC28 |
| SL0-67201AL-30MHXXX | 512 X 9 OTHER FIFO, 30 ns, UUC28 |
| SLDP-67201AV-40FHXXX | 512 X 9 OTHER FIFO, 40 ns, CDFP28 |
| SL0-67201AL-40 | 512 X 9 OTHER FIFO, 40 ns, UUC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29GL016A | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI010 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI012 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI013 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAIR10 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
发布紧急采购，3分钟左右您将得到回复。