参数资料
型号: SC16C850IET,157
厂商: NXP Semiconductors
文件页数: 19/55页
文件大小: 0K
描述: IC UART SINGLE W/FIFO 36-TFBGA
标准包装: 2,450
特点: 可编程
通道数: 1,UART
FIFO's: 128 字节
规程: RS485
电源电压: 2.5 V ~ 3.3 V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 36-TFBGA
供应商设备封装: 36-TFBGA(3.5x3.5)
包装: 托盘
其它名称: 935284685157
SC16C850IET
SC16C850IET-ND
SC16C850
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 11 November 2010
26 of 55
NXP Semiconductors
SC16C850
2.5 to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
[1]
When RXINTLVL, TXINTLVL, FLWCNTL or FLWCNTH contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL registers (see Section 6.4 “FIFO operation”).
7.4 Interrupt Status Register (ISR)
The SC16C850 provides six levels of prioritized interrupts to minimize external software
interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status
bits. Performing a read cycle on the ISR will provide the user with the highest pending
interrupt level to be serviced. No other interrupts are acknowledged until the pending
interrupt is serviced. A lower level interrupt may be seen after servicing the higher level
interrupt and re-reading the interrupt status bits. Table 13 “Interrupt source” shows the
data values (bits 5:0) for the six prioritized interrupt levels and the interrupt sources
associated with each of these interrupt levels.
Table 12.
TX FIFO trigger levels
FCR[5]
FCR[4]
TX FIFO trigger level (bytes) in 32-byte FIFO mode[1]
00
16
01
8
10
24
11
30
Table 13.
Interrupt source
Priority
level
ISR[5]
ISR[4]
ISR[3]
ISR[2]
ISR[1]
ISR[0]
Source of the interrupt
1
0
00110LSR (Receiver Line Status
Register)
2
0
00100RXRDY (Received Data Ready)
2
0
01100RXRDY (Receive Data time-out)
3
0
00010TXRDY (Transmitter Holding
Register Empty)
4
0
00000MSR (Modem Status Register)
5
0
10000RXRDY (Received Xoff signal)/
Special character
6
1
00000CTS, RTS change of state
Table 14.
Interrupt Status Register bits description
Bit
Symbol
Description
7:6
ISR[7:6]
FIFOs enabled. These bits are set to a logic 0 when the FIFOs are not being
used in the non-FIFO mode. They are set to a logic 1 when the FIFOs are
enabled in the SC16C850 mode.
logic 0 or cleared = default condition
5:4
ISR[5:4]
INT priority bits 4:3. These bits are enabled when EFR[4] is set to a logic 1.
ISR[4] indicates that matching Xoff character(s) have been detected. ISR[5]
indicates that CTS, RTS have been generated. Note that once set to a
logic 1, the ISR[4] bit will stay a logic 1 until Xon character(s) are received.
logic 0 or cleared = default condition
3:1
ISR[3:1]
INT priority bits 2:0. These bits indicate the source for a pending interrupt at
interrupt priority levels 1, 2, and 3 (see Table 13).
logic 0 or cleared = default condition
相关PDF资料
PDF描述
SC16IS750IBS,128 IC UART I2C/SPI 24-HVQFN
SC16IS741IPW,128 IC UART 16TSSOP
SC16IS740IPW,128 IC UART SINGLE W/FIFO 16-TSSOP
SC16IS750IBS,157 IC UART 64BYTE 24HVQFN
SC16C550BIBS,157 IC UART SOT617-1
相关代理商/技术参数
参数描述
SC16C850IET-G 功能描述:UART 接口集成电路 16C 2.5-5V 5MBPS UART 128BFIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C850IET-S 功能描述:UART 接口集成电路 16C 2.5-5V 5MBPS UART 128BFIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C850L 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V single UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode parallel bus interface
SC16C850LIB,128 制造商:NXP Semiconductors 功能描述:
SC16C850LIB,151 制造商:NXP Semiconductors 功能描述: