SC16C850
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 11 November 2010
11 of 55
NXP Semiconductors
SC16C850
2.5 to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
[1]
These registers are accessible only when LCR[7] is a logic 0.
[2]
These registers are accessible only when LCR[7] is a logic 1.
[3]
Second Special registers are accessible only when EFCR[0] = 1.
[4]
Enhanced Feature Registers are only accessible when LCR = 0xBF.
[5]
First Extra Feature Registers are only accessible when EFCR[2:1] = 01b.
[6]
Second Extra Feature Registers are only accessible when EFCR[2:1] = 10b.
6.4 FIFO operation
6.4.1 32-byte FIFO mode
When all four of these registers (TXINTLVL, RXINTLVL, FLWCNTH, FLWCNTL) in the
‘first extra feature register set’ are empty (0x00) the transmit and receive trigger levels are
set by FCR[7:4]. In this mode the transmit and receive trigger levels are backward
compatible to the SC16C650B (see
Table 6), and the FIFO sizes are 32 entries. The
transmit and receive data FIFOs are enabled by the FIFO Control Register bit 0 (FCR[0]).
It should be noted that the user can set the transmit trigger levels by writing to the FCR,
but activation will not take place until EFR[4] is set to a logic 1. The receiver FIFO section
includes a time-out function to ensure data is delivered to the external CPU (see
6.4.2 128-byte FIFO mode
When either TXINTLVL, RXINTLVL, FLWCNTH or FLWCNTL in the ‘first extra feature
register set’ contains any value other than 0x00, the transmit and receive trigger levels are
set by TXINTLVL and RXINTLVL registers. TXINTLVL sets the trigger levels for the
transmit FIFO, and the transmit trigger levels can be set to any value between 1 and 128
with granularity of 1. RXINTLVL sets the trigger levels for the receive FIFO, the receive
trigger levels can be set to any value between 1 and 128 with granularity of 1.
When the effective FIFO size changes (that is, when FCR[0] toggles or when the
combined content of TXINTLVL, RXINTLVL, FLWCNTH and FLWCNTL changes between
equal and unequal to 0x00), both RX FIFO and TX FIFO will be reset (data in the FIFO will
be lost).
Second extra feature register set (CLKPRES, RS485TIME, AFCR2, AFCR1)[6] 0
1
0
Clock Prescaler
100RS-485 turn-around Timer
RS-485 turn-around Timer
110Additional Feature Control Register 2
Additional Feature Control Register 2
111Additional Feature Control Register 1
Additional Feature Control Register 1
Table 5.
Internal registers decoding …continued
A2
A1
A0
Read mode
Write mode
Table 6.
Interrupt trigger level and flow control mechanism
FCR[7:6]
FCR[5:4]
INT pin activation
Negate RTS or
send Xoff
Assert RTS or
send Xon
RX
TX
00
8
16
8
0
01
16
8
16
7
10
24
15
11
28
30
28
23