参数资料
型号: SI3225DC0-EVB
厂商: Silicon Laboratories Inc
文件页数: 77/112页
文件大小: 0K
描述: DAUGHTER CARD W/SI3200 INTERFACE
标准包装: 1
系列: ProSLIC®
主要目的: 接口,模拟前端(AFE)
已用 IC / 零件: Si3225
已供物品: 板,CD
Si3220/25 Si3200/02
Rev. 1.3
67
Not
Recommended
fo
r N
ew
D
esi
gn
s
3.20.4. Tone Generator Interrupts
Both the active and inactive timers can generate an
interrupt to signal “on/off” transitions to the software.
The timer interrupts for tone generator 1 can be
individually enabled by setting the OS1TAE and
OS1TIE bits. Timer interrupts for tone generator 2 are
OS2TAE and OS2TIE. A pending interrupt for each of
the timers is determined by reading the OS1TAS,
OS1TIS, OS2TAS, and OS2TIS bits in the IRQVEC1
register.
3.21. Caller ID Generation
The Dual ProSLIC devices generate caller ID signals in
compliance with various Bellcore and ITU specifications
as described in Table 36 by providing continuous phase
binary
frequency
shift
keying
(FSK)
modulation.
Oscillator 1 is required because it preserves phase
continuity during frequency shifts whereas Oscillator 2
does not. Figure 37 illustrates a typical caller ID
transmission sequence in accordance with Bellcore
requirements.
The register and RAM locations for caller ID generation
are listed in Table 37. Caller ID data is entered into the
8-bit FSKDAT register. The data byte is double buffered
so that the Dual ProSLIC can generate an interrupt
indicating the next data byte can be written when
processing begins on the current data byte. The caller
ID data can be transmitted in one of two modes
controlled
by
the
O1FSK8
register
bit.
When
O1FSK8 = 0 (default case), the 8-bit caller ID data is
transmitted with a start bit and stop bit to create a 10-bit
data sequence. If O1FSK8 = 1, the caller ID data is
transmitted as a raw 8-bit sequence with no start or stop
bits. The value programmed into the OSC1TA register
determines the bit rate, and the interrupt rate is equal to
the bit rate divided by the data sequence length (8 or 10
bits).
Table 36. FSK Modulation Requirements
Parameter
ITU-T V.23 Bellcore GR-30-CORE
Mark Frequency (logic 1)
1300 Hz
1200 Hz
Space Frequency (logic 0)
2100 Hz
2200 Hz
Transmission Rate
1200 baud
Table 37. Register and RAM Locations used for Caller ID Generation
Parameter
Register/RAM
Mnemonic
Register/RAM Bits
Description/Range (LSB Size)
FSK Start & Stop Bit Enable
OMODE
O1FSK8
Enable/disable
Oscillator 1 Active Timer
O1TALO/
O1TAHI
OSC1TA[15:0]
0 to 2.73 s (41.66 s)*
FSK Data Byte
FSKDAT
FSKDAT[7:0]
Caller ID data
FSK Frequency for Space
FSKFREQ0
FSKFREQ0[15:3]
Audio range
FSK Frequency for Mark
FSKFREQ1
FSKFREQ1[15:3]
Audio range
FSK Amplitude for Space
FSKAMP0
FSKAMP0[15:3]
FSK Amplitude for Mark
FSKAMP1
FSKAMP1[15:3]
FSK 0-1 Transition Freq, High
FSK01HI
FSK01HI[15:3]
FSK 0-1 Transition Freq, Low
FSK01LO
FSK01LO[15:3]
FSK 1-0 Transition Freq, High
FSK10HI
FSK10HI[15:3]
FSK 1-0 Transition Freq, Low
FSK10LO
FSK10LO[15:3]
*Note: Oscillator 1 active timer range and LSB stage valid only for FSK mode.
相关PDF资料
PDF描述
SEK220M400ST CAP ALUM 22UF 400V 20% RADIAL
CP2201EK KIT EVAL FOR CP2201 ETH CTRLR
PM1210-820J-RC INDUCTOR 82UH 5% 1210 SMD
H3WWH-6036G IDC CABLE - HPL60H/AE60G/HPL60H
UPS2C471MRD CAP ALUM 470UF 160V 20% RADIAL
相关代理商/技术参数
参数描述
SI3225DCX-EVB 功能描述:子卡和OEM板 Si3225 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
Si3225-FQ 功能描述:电信线路管理 IC Dual-Channel SLIC/ codec RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI3225-FQR 制造商:Silicon Laboratories Inc 功能描述:
Si3225-G-FQ 功能描述:电信线路管理 IC Dual-Channel SLIC codec RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI3225-G-FQR 功能描述:电信线路管理 IC Dual-CH SLIC/codec Ext Ringing Support RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray