- 您现在的位置：买卖IC网 > PDF目录98145 > ST7267R8T1L/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ST7267R8T1L/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, LEAD FREE, TQFP-64 |
| 文件页数： | 3/189页 |
| 文件大小： | 1643K |
| 代理商： | ST7267R8T1L/XXX |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页
ST7267C8 ST7267R8
100/189
Bit 6:5 = Reserved.
Bit 4 = DMAE DMA Enable
0: DMA request for the IN endpoint disabled
1: DMA request for the IN endpoint enabled.
Bit 3 = FDT Force Data Toggle
The CPU sets this bit to force the endpoint’s IN
data toggle to switch after each data packet is sent
regardless of whether an ACK was received.
0: Data toggle not forced
1: Data toggle forced
Bits 2:0= Reserved.
IN CONTROL STATUS REGISTER LSB (INCS-
RL)
INCSRL is the LSB of a register that provides con-
trol and status bits for IN transactions through the
currently-selected endpoint. There is an INCSRL
register for each IN endpoint (not including End-
point 0). For endpoint 0 this control status register
is common to SETUP, IN or OUT transactions.
For endpoint 0 (CSR0):
CSR0 appears in the memory map when the Index
register is set to 0. It is used for all control/status of
Endpoint 0. For details of how to service device re-
quests to Endpoint 0, see Section 12.4.10: ‘End-
point 0 Handling’.
Read/Write
Reset value: 0000 0000 (00h)
Bit 7 = SSE Serviced Setup End.
Software writes a 1 to this bit to clear the SE bit.
SSE is cleared automatically.
Bit 6 = SOPR Serviced OUT Packet Ready.
Software writes a 1 to this bit to clear the OPR bit.
SOPR is cleared automatically
Bit 5 = SDST Send Stall.
Software writes a 1 to this bit to terminate the cur-
rent transaction. The STALL handshake will be
transmitted and then this bit will be cleared auto-
matically.
Bit 4 = SE Setup End (Read Only)
This bit will be set when a control transaction ends
before the DE bit has been set. An interrupt will be
generated and the FIFO flushed at this time. The
bit is cleared by software writing a 1 to the SSE bit.
Bit 3 = DE Data End
Software sets this bit:
- when setting IPR bit for the last data packet.
- when clearing OPR bit after unloading the last
data packet.
- when setting IPR bit for a zero length data pack-
et.
It is cleared automatically.
Bit 2 = STST Sent Stall
This bit is set when a STALL handshake is trans-
mitted. The CPU should clear this bit.
Bit 1 = IPR In Packet Ready
Software sets this bit after loading a data packet
into the FIFO. It is cleared automatically when the
data packet has been transmitted. An interrupt is
generated when the bit is cleared.
Bit 0 = OPR Out Packet Ready (Read Only)
This bit is set when a data packet has been re-
ceived. An interrupt is generated when this bit is
set. Software clears this bit by setting the SOPR
bit.
For endpoint 1 and 2:
Read/Write
Reset value: 0000 0000 (00h)
Bit 7 = Reserved.
Bit 6 = CDT Clear Data Toggle.
Software writes a 1 to this bit to reset the endpoint
IN data toggle to 0.
Bit 5 = STST Sent Stall
This bit is set when a STALL handshake is trans-
mitted. The FIFO is flushed and the IPR bit is
cleared. Software should clear this bit.
70
SSE
SOPR
SDST
SE
DE
STST
IPR
OPR
70
0
CDT
STST
SDST
FLFI
UNDR
FINE
IPR
相关PDF资料 |
PDF描述 |
|---|---|
| ST7267C8T1/XXX | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。