- 您现在的位置：买卖IC网 > PDF目录98145 > ST7267R8T1L/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ST7267R8T1L/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, LEAD FREE, TQFP-64 |
| 文件页数： | 7/189页 |
| 文件大小： | 1643K |
| 代理商： | ST7267R8T1L/XXX |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页
ST7267C8 ST7267R8
104/189
0: Compensation cell enabled
1: Compensation cell disabled.
Bit 0 = EOSE End Of Suspend Enabled.
This bit is set and cleared by software to enable/
disable the End Of Suspend interrupt generation.
0: EOS interrupt disabled
1: EOS interrupt enabled
Note: before enabling EOS interrupt (setting
EOSE bit), it is advised to clear the EOS bit of
EOSSR register to avoid any parasitic interrupt.
10.5.7 Programming consideration
This section describes how to control the USB de-
vice.
10.5.7.1 Soft Connect/Disconnect
The UTMI interface between the PHY and the
USB controller can be switched between normal
mode and non-driving mode by setting/clearing bit
6 of the Power register (PWRR).
When the Soft Connect/Disconnect bit is set to 1,
the PHY is placed in its normal mode and the D+/
D- lines of the USB bus are enabled. At the same
time, the USB controller is placed in ‘Powered’
state, in which it will not respond to any USB sig-
nalling except a USB reset.
10.5.8 USB reset
When a reset condition is detected on the USB,
the USB controller performs the following actions:
■ Sets FAddr to 0.
■ Sets Index to 0.
■ Flushes all endpoint FIFOs.
■ Clears all control/status registers.
■ Enables all interrupts, except Suspend.
■ Generates a Reset interrupt.
When the software receives a Reset interrupt, it
should close any open pipes and wait for bus enu-
meration to begin.
10.5.9 Suspend /Resume
When the USB device sees no activity on the USB
for 3 ms it will generate a Suspend interrupt. It is
up to the software to decide what to disable when
the USB is in Suspend mode.
Note: To decrease the consumption, refer to the
Halt mode description chapter, section 5.3 on
Software may perform “Remote Wake-up” by set-
ting the Resume bit in the Power register (bit 2).
The USB device will then send Resume signalling
on the USB to wake up the hub.
The USB may exit Suspend mode by sending
Resume signalling on the bus, this detection could
be performed differently if the clocks are active or
not in the device.
10.5.9.1 Remote wake-up
If the USB device is in Suspend mode and the soft-
ware wants to initiate a remote wake-up, it should
write to the Power register to set the Resume bit
(bit 2) to 1. Of course if the clocks are stopped, it
will need an external event (ST7 external interrupt)
to restart the clocks.
Software should leave this bit set for approximate-
ly 10 ms (minimum of 2 ms, a maximum of 15 ms)
then reset it to 0. By this time the hub should have
taken over driving Resume signalling on the USB.
Note: No Resume interrupt is generated when
software initiates a remote wake-up.
10.5.9.2 Clock active during suspend
If the Enable Suspend Mode bit in the Power reg-
ister (bit 0) is set when a Suspend interrupt is gen-
erated, the UTM will be put into Suspend mode by
the SUSPENDM line. The USB controller will,
however, remain active and therefore can detect
when Resume signalling occurs on the USB. It will
then bring the UTM out of Suspend mode and gen-
erate a Resume interrupt.
10.5.9.3 Clock inactive during suspend
When a Suspend interrupt is received, software
may put the device in Halt mode by executing the
ST7 halt instruction. In this case a specific block
"end of Suspend Block" will track any change on
UTM linestate signals. If a linestate toggles the
EOS block generates an USB End Of Suspend In-
terrupt to wake-up the ST7 from Halt.
After the clocks are restored the USB device will
detect the wake-up event (Resume or Reset).
10.5.10 Endpoint 0 handling
Endpoint 0 is the main control endpoint of the core.
As such, the routines required to service Endpoint
0 are more complicated than those required to
service other endpoints.
The software is required to handle all the Standard
Device Requests that may be received via End-
相关PDF资料 |
PDF描述 |
|---|---|
| ST7267C8T1/XXX | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。