- 您现在的位置：买卖IC网 > PDF目录98145 > ST7267R8T1L/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ST7267R8T1L/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, LEAD FREE, TQFP-64 |
| 文件页数： | 9/189页 |
| 文件大小： | 1643K |
| 代理商： | ST7267R8T1L/XXX |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页
ST7267C8 ST7267R8
106/189
When the AutoSet (INCSRM) feature is enabled,
the IPR bit (INCSRL.bit0) will be automatically set
when a packet of INMAXPR bytes has been load-
ed into the FIFO. This is particularly useful when
DMA is used to load the FIFO as it avoids the need
for any processor intervention when loading indi-
vidual packets during a large Bulk transfer.
10.5.12 Bulk OUT Endpoint
A Bulk OUT endpoint is used to transfer non-peri-
odic data from the host to the function controller.
Three optional features are available for use with a
Bulk OUT endpoint:
■ Double packet buffering
If the value written to the OUTMAXP register is
less than, or equal to, half the size of the FIFO al-
located to the endpoint, double packet buffering
will be automatically enabled. When enabled, up
to two packets can be stored in the FIFO.
■ DMA
If DMA is enabled for the endpoint, a DMA request
will be generated whenever the endpoint has a
packet in its FIFO. This feature can be used to al-
low an external DMA controller to unload packets
from the FIFO without processor intervention.
■ AutoClear
When the AutoClear feature is enabled, the OPR
bit (OutCSR.D0) will be automatically cleared
when a packet of OUTMAXP bytes has been un-
loaded from the FIFO. This is particularly useful
when DMA is used to unload the FIFO as it avoids
the need for any processor intervention when un-
loading individual packets during a large Bulk
transfer.
10.5.13 Interrupt IN Endpoint
An Interrupt IN endpoint is used to transfer period-
ic data from the function controller to the host.
An Interrupt IN endpoint uses the same protocol
as a Bulk IN endpoint and can be used the same
way. However, though DMA can be used, it offers
little benefit as Interrupt endpoints are usually ex-
pected to transfer all their data in a single packet.
Interrupt IN endpoints also support one feature
that Bulk IN endpoints do not, in that they support
continuous toggling of the data toggle bit. This fea-
ture is enabled by setting the FDT bit in the INCS-
RM register. When this bit is set to 1, the USB con-
troller will consider the packet as having been suc-
cessfully sent and toggle the data bit for the end-
point, regardless of whether an ACK was received
from the host.
10.5.14 Interrupt OUT endpoint
An Interrupt OUT endpoint is used to transfer peri-
odic data from the host to a function controller.
An Interrupt OUT endpoint uses almost the same
protocol as a Bulk OUT endpoint and can be used
the same way. The one difference is that Interrupt
endpoints do not support PING flow control. This
means that the USB controller should never re-
spond with a NYET handshake, only ACK/NAK/
STALL. To ensure this, the DNY bit in the OUTC-
SRM register should be set to 1 to disable the
transmission of NYET handshakes in High-speed
mode.
Though DMA can be used with an Interrupt OUT
endpoint, it generally offers little benefit as Inter-
rupt endpoints are usually expected to transfer all
their data in a single packet.
相关PDF资料 |
PDF描述 |
|---|---|
| ST7267C8T1/XXX | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。