参数资料
型号: ST72774S9T1/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
封装: TQFP-44
文件页数: 15/144页
文件大小: 1280K
代理商: ST72774S9T1/XXX
ST72774/ST727754/ST72734
111/144
DDC INTERFACE (Cont’d)
DDC STATUS REGISTER 1 (SR1)
Read Only
Reset Value: 0000 0000 (00h)
Bit 7 = EVF
Event flag.
This bit is set by hardware as soon as an event
occurs. It is cleared by software reading SR2
register in case of error event or as described in
Figure 67. It is also cleared by hardware when the
interface is disabled (PE=0).
0: No event
1: One of the following events has occurred:
– BTF=1 (Byte received or transmitted)
– ADSL=1 (Address matched in Slave mode
while ACK=1)
– AF=1 (No acknowledge received after byte
transmission if ACK=1)
– STOPF=1 (Stop condition detected in Slave
mode)
– BERR=1 (Bus error, misplaced Start or Stop
condition detected)
Bit 6 = Reserved. Forced to 0 by hardware.
Bit 5 = TRA
Transmitter/Receiver.
When BTF is set, TRA=1 if a data byte has been
transmitted. It is cleared automatically when BTF
is cleared. It is also cleared by hardware after
detection of Stop condition (STOPF=1) or when
the interface is disabled (PE=0).
0: Data byte received (if BTF=1)
1: Data byte transmitted
Bit 4 = BUSY
Bus busy.
This bit is set by hardware on detection of a Start
condition and cleared by hardware on detection of
a Stop condition. It indicates a communication in
progress on the bus. This information is still
updated when the interface is disabled (PE=0).
0: No communication on the bus
1: Communication ongoing on the bus
Bit 3 = BTF
Byte transfer finished.
This bit is set by hardware as soon as a byte is
correctly received or transmitted with interrupt
generation if ITE=1. It is cleared by software
reading SR1 register followed by a read or write of
DR register. It is also cleared by hardware when
the interface is disabled (PE=0).
– Following a byte transmission, this bit is set after
reception of the acknowledge clock pulse. . BTF
is cleared by reading SR1 register followed by
writing the next byte in DR register.
– Following a byte reception, this bit is set after
transmission of the acknowledge clock pulse if
ACK=1. BTF is cleared by reading SR1 register
followed by reading the byte from DR register.
The SCL line is held low while BTF=1.
0: Byte transfer not done
1: Byte transfer succeeded
Bit 2 = ADSL
Address matched (Slave mode). This
bit is set by hardware as soon as the received
slave address matched with the OAR register
content
or
the
Enhanced
DDC
address
is
recognized. An interrupt is generated if ITE=1. It is
cleared by software reading SR1 register or by
hardware when the interface is disabled (PE=0).
The SCL line is held low while ADSL=1.
0: Address mismatched or not received
1: Received address matched
Bit 1:0 = Reserved. Forced to 0 by hardware.
70
EVF
0
TRA
BUSY
BTF
ADSL
0
相关PDF资料
PDF描述
ST72E734J6D0 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
ST7294C6B6 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28
ST72T94C6M6 8-BIT, OTPROM, MICROCONTROLLER, PDSO28
ST72C171K2B6 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
相关代理商/技术参数
参数描述
ST727X4-EMU2B 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk
ST727X4-EPB/US 制造商:STMicroelectronics 功能描述:PROGRAMMER - Bulk
ST-7-28 功能描述:XFRMR PWR 115V 14VAC 2.6A RoHS:是 类别:变压器 >> 功率 系列:ST 标准包装:1 系列:260 类型:标准 最大功率:65 VA 主线圈:双 副线圈:三路,中心抽头 在某电流时的串联输出电压:500 VAC @ 85mA,5 VAC @ 2A,6.3 VAC @ 2A 在某电流时的并联输出电压:- 安装类型:底座安装 尺寸/尺寸:102.36mm L x 67.31mm W 高度 - 座高(最大):66.80mm 端接类型:导线引线
ST7-28 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER
ST7-28B56 功能描述:电源变压器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率额定值:12 VA 初级电压额定值:115 V / 230 V 次级电压额定值:12 V / 24 V 安装风格:SMD/SMT 一次绕组:Dual Primary Winding 二次绕组:Dual Secondary Winding 长度:2.5 in 宽度:2 in 高度:1.062 in