- 您现在的位置：买卖IC网 > PDF目录69400 > SYM53C180I2 (LSI CORP) SCSI BUS CONTROLLER, PBGA192 PDF资料下载
参数资料
| 型号： | SYM53C180I2 |
| 厂商： | LSI CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | SCSI BUS CONTROLLER, PBGA192 |
| 封装： | 23 X 23 MM, 1.27 MM PITCH, PLASTIC, BGA-192 |
| 文件页数： | 15/78页 |
| 文件大小： | 1073K |
| 代理商： | SYM53C180I2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
2-4
Functional Descriptions
LVD Link technology is based on current drive. Its low output current
reduces the power needed to drive the SCSI bus. Therefore, the I/O
drivers can be integrated directly onto the chip. This reduces the cost
and complexity compared to traditional (high power) differential designs.
LVD Link lowers the amplitude of noise reections and allows higher
transmission frequencies.
The LVD Link transceivers in side A and side B operate in the LVD or
SE modes. The SYM53C180 automatically detects the type of signal
connected, based on the voltages detected by A_DIFFSENS and
B_DIFFSENS.
2.1.2 Retiming Logic
The SCSI signals, as they propagate from one side of the SYM53C180
to the other side, are processed by logic circuits that retime the bus
signals, as needed, to guarantee or improve the required SCSI timings.
The retiming logic is governed by the State Machine Controls that keep
track of SCSI phases, the location of initiator and target devices, and
various timing functions. In addition, the retiming logic contains
numerous delay elements that are periodically calibrated by the Precision
Delay Control block in order to guarantee specied timing such as output
pulse widths, setup and hold times, and other elements.
When a synchronous negotiation takes place between devices, a nexus
is formed, and the corresponding information on that nexus is stored in
the on-chip RAM. This information remains in place until a chip reset,
power down, or renegotiation occurs. This enables the chip to make
more accurate retiming adjustments.
2.1.3 Precision Delay Control
The Precision Delay Control block provides calibration information to the
precision delay elements in the Retiming Logic block. This calibration
information provides precise timing as signals propagate through the
device. As the SYM53C180 voltage and temperature vary over time, the
Precision Delay Control block periodically updates the delay settings in
the Retiming Logic. The purpose of these updates is to maintain constant
and precise control over bus timing.
相关PDF资料 |
PDF描述 |
|---|---|
| SYM53C895V5 | SCSI BUS CONTROLLER, PBGA272 |
| SZ20360 | SINGLE COLOR LED, NATURAL WHITE, 10.3 mm |
| SZW05A0A | T-1 SINGLE COLOR LED, PURE WHITE, 2.9 mm |
| SZWW5A0A | T-1 SINGLE COLOR LED, WARM WHITE, 2.9 mm |
| T6B70BFG | SPECIALTY ANALOG CIRCUIT, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SYM53C400A | 制造商:SYMBIOS 功能描述: |
| SYM53C770 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PBGA) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。