- 您现在的位置：买卖IC网 > PDF目录69400 > SYM53C180I2 (LSI CORP) SCSI BUS CONTROLLER, PBGA192 PDF资料下载
参数资料
| 型号： | SYM53C180I2 |
| 厂商： | LSI CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | SCSI BUS CONTROLLER, PBGA192 |
| 封装： | 23 X 23 MM, 1.27 MM PITCH, PLASTIC, BGA-192 |
| 文件页数： | 20/78页 |
| 文件大小： | 1073K |
| 代理商： | SYM53C180I2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
Interface Signal Descriptions
2-9
2.1.7.5 Reset Control (SRST)
A_SRST and B_SRST are also passed from the source to the load bus.
This output has pull-down control for an open collector driver. The reset
signals are processed in this sequence:
1.
The input signal is blocked if it is already being driven by the
SYM53C180.
2.
The next stage is a leading edge lter. This ensures that the output
will not switch during a specied time after the leading edge. The
duration of the input signal then determines the duration of the
output.
3.
A parallel function ensures that bus (transmission line) recovery
occurs for a specied time after the last signal deassertion on each
signal line.
When the SYM53C180 senses a true mode change on either bus, it
generates a SCSI reset to the opposite bus. For example, when LVD
mode changes to SE mode, a reset occurs.
2.1.7.6 Request and Acknowledge Control (SREQ and SACK)
A_SREQ, A_SACK, B_SREQ, and B_SACK are clock and control
signals. Their signal paths contain controls to guarantee minimum pulse
widths, lter edges, and do some retiming when used as data transfer
clocks. In double transition clocking, both leading and trailing edges are
ltered, while only the leading edge is ltered in single transition clocking.
SREQ and SACK have paths from the A Side to the B Side and from the
B Side to the A Side. The received signal goes through these processing
steps before being sent to the opposite bus:
1.
The asserted input signal is sensed and forwarded to the next stage
if the direction control permits it. The direction controls are developed
from state machines that are driven by the sequence of bus control
signals.
2.
The signal must then pass the test of not being regenerated by the
SYM53C180.
3.
The next stage is a leading edge lter. This ensures that the output
does not switch during the specied hold time after the leading edge.
The duration of the input signal determines the duration of the output
after the hold time. The circuit guarantees a minimum pulse rate.
相关PDF资料 |
PDF描述 |
|---|---|
| SYM53C895V5 | SCSI BUS CONTROLLER, PBGA272 |
| SZ20360 | SINGLE COLOR LED, NATURAL WHITE, 10.3 mm |
| SZW05A0A | T-1 SINGLE COLOR LED, PURE WHITE, 2.9 mm |
| SZWW5A0A | T-1 SINGLE COLOR LED, WARM WHITE, 2.9 mm |
| T6B70BFG | SPECIALTY ANALOG CIRCUIT, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SYM53C400A | 制造商:SYMBIOS 功能描述: |
| SYM53C770 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PBGA) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。