- 您现在的位置：买卖IC网 > PDF目录69400 > SYM53C180I2 (LSI CORP) SCSI BUS CONTROLLER, PBGA192 PDF资料下载
参数资料
| 型号： | SYM53C180I2 |
| 厂商： | LSI CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | SCSI BUS CONTROLLER, PBGA192 |
| 封装： | 23 X 23 MM, 1.27 MM PITCH, PLASTIC, BGA-192 |
| 文件页数： | 26/78页 |
| 文件大小： | 1073K |
| 代理商： | SYM53C180I2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
2-14
Functional Descriptions
2.2 Internal Control Descriptions
This section provides information about self-calibration, delay line
structures, and busy lters.
2.2.1 Self-Calibration
The SYM53C180 contains internal logic that adjusts the internal timing
based on analyzing the time through a long asynchronous inverter logic
chain versus a synchronous counter. The timing functions use the
resulting self-calibration value to adjust to their nominal values based on
the performance of this circuit.
The SYM53C180 has 24 critical timing chains and each has its own
calibration circuit and stored calibration value. The counter logic is
replicated four times so four calibrations can occur in parallel. This allows
the 24 calibration values to be updated by six calibration cycles.
Self-calibration is triggered every 8.1 seconds to account for temperature
and voltage changes.
2.2.2 Delay Line Structures
Some xed delay functions are required within the signal and control
interfaces from bus to bus. The SYM53C180 uses programmable delay
lines to implement delays. The incremental points in the chain are
selected by multiplexers. Self-calibration takes care of process,
temperature, and voltage effects.
2.2.2.1 Data Path
The data path through the SYM53C180 includes two levels of latches.
One latch is in the receiver and the input clock, REQ or ACK, generates
the hold. This level captures the data that may have minimal setup and
hold. A second latch occurs to hold the data in order to transmit optimal
signals on the isolated bus. This level provides maximum setup and hold
along with a regenerated clock. The data path also provides a timer for
each data bit that protects reception from a target bus for a nominal
30 ns after the driver is deasserted.
相关PDF资料 |
PDF描述 |
|---|---|
| SYM53C895V5 | SCSI BUS CONTROLLER, PBGA272 |
| SZ20360 | SINGLE COLOR LED, NATURAL WHITE, 10.3 mm |
| SZW05A0A | T-1 SINGLE COLOR LED, PURE WHITE, 2.9 mm |
| SZWW5A0A | T-1 SINGLE COLOR LED, WARM WHITE, 2.9 mm |
| T6B70BFG | SPECIALTY ANALOG CIRCUIT, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SYM53C400A | 制造商:SYMBIOS 功能描述: |
| SYM53C770 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PBGA) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。