- 您现在的位置：买卖IC网 > PDF目录98254 > TLV320AIC3111IRHBT (TEXAS INSTRUMENTS INC) AUDIO AMPLIFIER, PQCC32 PDF资料下载
参数资料
| 型号： | TLV320AIC3111IRHBT |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 音频／视频放大 |
| 英文描述： | AUDIO AMPLIFIER, PQCC32 |
| 封装： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件页数： | 108/156页 |
| 文件大小： | 1701K |
| 代理商： | TLV320AIC3111IRHBT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页当前第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页
www.ti.com
SLAS644B – JULY 2009 – REVISED OCTOBER 2009
5.6.4.2
DRC Hysteresis
DRC hysteresis is programmable by writing to page 0 / register 68, bits D1–D0. These bits can be
programmed to represent values between 0 dB and 3 dB in steps of 1dB. It is a programmable window
around the programmed DRC threshold that must be exceeded for the disabled DRC to become enabled,
or the enabled DRC to become disabled. For example, if the DRC threshold is set to –12 dBFS and the
DRC hysteresis is set to 3 dB, then if the gain compression in the DRC is inactive, the output of the DAC
digital volume control must exceed –9 dBFS before gain compression due to the DRC is activated.
Similarly, when the gain compression in the DRC is active, the output of the DAC digital volume control
must fall below –15 dBFS for gain compression in the DRC to be deactivated. The DRC hysteresis feature
prevents the rapid activation and de-activation of gain compression in the DRC in cases when the output
of the DAC digital volume control rapidly fluctuates in a narrow region around the programmed DRC
threshold. By programming the DRC hysteresis as 0 dB, the hysteresis action is disabled.
The recommended value of DRC hysteresis is 3 dB.
5.6.4.3
DRC Hold
DRC hold is intended to slow the start of decay for a specified period of time in response to a decrease in
energy level. To minimize audible artifacts, it is recommended to set the DRC hold time to 0 through
programming page 0 / register 69, bits D6–D3 = 0000.
5.6.4.4
DRC Attack Rate
When the output of the DAC digital volume control exceeds the programmed DRC threshold, the gain
applied in the DAC digital volume control is progressively reduced to avoid the signal from saturating the
channel. This process of reducing the applied gain is called attack. To avoid audible artifacts, the gain is
reduced slowly with a rate equaling the attack rate, programmable via page 0 / register 70, bits D7–D4.
Attack rates can be programmed from 4-dB gain change per 1/DAC_fS to 1.2207e–5-dB gain change
per 1/DAC_fS.
Attack rates should be programmed such that before the output of the DAC digital volume control can clip,
the input signal should be sufficiently attenuated. High attack rates can cause audible artifacts, and
too-slow attack rates may not be able to prevent the input signal from clipping.
The recommended DRC attack rate value is 1.9531e–4 dB per 1/DAC_fS.
5.6.4.5
DRC Decay Rate
When the DRC detects a reduction in output signal swing beyond the programmed DRC threshold, the
DRC enters a decay state, where the applied gain in the digital-volume control is gradually increased to
programmed values. To avoid audible artifacts, the gain is slowly increased with a rate equal to the decay
rate programmed through page 0 / register 70, bits D3–D0. The decay rates can be programmed from
1.5625e–3 dB per 1/DAC_fS to 4.7683e–7 dB per 1/DAC_fS. If the decay rates are programmed too high,
then sudden gain changes can cause audible artifacts. However, if it is programmed too slow, then the
output may be perceived as too low for a long time after the peak signal has passed.
The recommended value of DRC decay rate is 2.4414e–5 dB per 1/DAC_fS.
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
55
Product Folder Link(s): TLV320AIC3111
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC3111IRHBR | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3120IRHBR | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3120IRHBT | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC31IRHBRG4 | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| TLV320AIC31IRHBR | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC3120 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Low-Power Mono Audio Codec With Embedded miniDSP and Mono Class-D Speaker Amplifier |
| TLV320AIC3120EVM-U | 功能描述:音频 IC 开发工具 TLV320AIC3120EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| TLV320AIC3120IRHBR | 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC3120IRHBT | 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC31EVM | 功能描述:音频 IC 开发工具 TLV320AIC31 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
发布紧急采购，3分钟左右您将得到回复。