参数资料
型号: TLV320AIC3111IRHBT
厂商: TEXAS INSTRUMENTS INC
元件分类: 音频/视频放大
英文描述: AUDIO AMPLIFIER, PQCC32
封装: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件页数: 121/156页
文件大小: 1701K
代理商: TLV320AIC3111IRHBT
www.ti.com
SLAS644B – JULY 2009 – REVISED OCTOBER 2009
Table 5-40. CODEC CLKIN Clock Dividers
Divider
Bits
NDAC
Page 0 / register 11, bits D6–D0
MDAC
Page 0 / register 12, bits D6–D0
DOSR
Page 0 / register 13, bits D1–D0 and page 0 / register 14, bits D7–D0
NADC
Page 0 / register 18, bits D6–D0
MADC
Page 0 / register 19, bits D6–D0
AOSR
Page 0 / register 20, bits D7–D0
The DAC modulator is clocked by DAC_MOD_CLK. For proper power-up operation of the DAC channel,
DAC_MOD_CLK must be enabled by configuring the NDAC and MDAC clock dividers (page 0 /
register 11, bit D7 = 1 and page 0 / register 12, bit D7 = 1). When the DAC channel is powered down, the
device internally initiates a power-down sequence for proper shutdown. During this shutdown sequence,
the NDAC and MDAC dividers must not be powered down, or else a proper low-power shutdown may not
take place. The user can read back the power-status flag at page 0 / register 37, bit D7 and page 0 /
register 37, bit D3. When both the flags indicate power-down, the MDAC divider may be powered down,
followed by the NDAC divider. Note that when the ADC clock dividers are powered down, the ADC clock
is derived from the DAC clocks.
The ADC modulator is clocked by ADC_MOD_CLK. For proper power-up of the ADC channel, these
clocks are enabled by the NADC and MADC clock dividers (page 0 / register 18, bit D7 = 1 and page 0 /
register 19, bit D7 = 1). When the ADC channel is powered down, the device internally initiates a
power-down sequence for proper shutdown. During this shutdown sequence, the NADC and MADC
dividers must not be powered down, or else a proper low-power shutdown may not take place. The user
can read back the power-status flag from page 0 / register 36, bit D6. When this flag indicates power
down, the MADC divider may be powered down, followed by NADC divider.
When ADC_CLK (ADC DSP clock) is derived from the NDAC divider output, the NDAC must be kept
powered up until the power-down status flags for ADC do not indicate power down. When the input to the
AOSR clock divider is derived from DAC_MOD_CLK, then MDAC must be powered up when ADC_fS is
needed (i.e., when WCLK is generated by the TLV320AIC3111 or AGC is enabled) and can be powered
down only after the ADC power-down flags indicate power-down status.
In general, for proper operation, all the root clock dividers should be powered down only after the child
clock dividers have been powered down.
The TLV320AIC3111 also has options for routing some of the internal clocks to the output pins of the
device to be used as general-purpose clocks in the system. The feature is shown in Figure 5-38.
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
67
Product Folder Link(s): TLV320AIC3111
相关PDF资料
PDF描述
TLV320AIC3111IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC31IRHBRG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC31IRHBR SPECIALTY CONSUMER CIRCUIT, PQCC32
相关代理商/技术参数
参数描述
TLV320AIC3120 制造商:TI 制造商全称:Texas Instruments 功能描述:Low-Power Mono Audio Codec With Embedded miniDSP and Mono Class-D Speaker Amplifier
TLV320AIC3120EVM-U 功能描述:音频 IC 开发工具 TLV320AIC3120EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
TLV320AIC3120IRHBR 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLV320AIC3120IRHBT 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLV320AIC31EVM 功能描述:音频 IC 开发工具 TLV320AIC31 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V