www.ti.com
P
TMS320C6454
Fixed-Point Digital Signal Processor
SPRS311A–APRIL 2006–REVISED DECEMBER 2006
Table 7-9. EDMA3 Transfer Controller 3 Registers
HEX ADDRESS RANGE
02A3 8000
02A3 8004
02A3 8008 - 02A3 80FC
02A3 8100
02A3 8104 - 02A3 811C
02A3 8120
02A3 8124
02A3 8128
02A3 812C
02A3 8130
02A3 8134 - 02A3 813C
02A3 8140
02A3 8144 - 02A3 823C
02A3 8240
02A3 8244
02A3 8248
02A3 824C
02A3 8250
02A3 8254
02A3 8258
02A3 825C
02A3 8260
02A3 8264 - 02A3 827C
02A3 8280
02A3 8284
02A3 8288
02A3 828C - 02A3 82FC
02A3 8300
02A3 8304
02A3 8308
02A3 830C
02A3 8310
02A3 8314
02A3 8318 - 02A3 833C
02A3 8340
02A3 8344
02A3 8348
02A3 834C
02A3 8350
02A3 8354
02A3 8358 - 02A3 837C
02A3 8380
02A3 8384
02A3 8388
02A3 838C
02A3 8390
ACRONYM
PID
TCCFG
-
TCSTAT
-
ERRSTAT
ERREN
ERRCLR
ERRDET
ERRCMD
-
RDRATE
-
SAOPT
SASRC
SACNT
SADST
SABIDX
SAMPPRXY
SACNTRLD
SASRCBREF
SADSTBREF
-
DFCNTRLD
DFSRCBREF
DFDSTBREF
-
DFOPT0
DFSRC0
DFCNT0
DFDST0
DFBIDX0
DFMPPRXY0
-
DFOPT1
DFSRC1
DFCNT1
DFDST1
DFBIDX1
DFMPPRXY1
-
DFOPT2
DFSRC2
DFCNT2
DFDST2
DFBIDX2
REGISTER NAME
Peripheral Identification Register
EDMA3TC Configuration Register
Reserved
EDMA3TC Channel Status Register
Reserved
Error Register
Error Enable Register
Error Clear Register
Error Details Register
Error Interrupt Command Register
Reserved
Read Rate Register
Reserved
Source Active Options Register
Source Active Source Address Register
Source Active Count Register
Source Active Destination Address Register
Source Active Source B-Index Register
Source Active Memory Protection Proxy Register
Source Active Count Reload Register
Source Active Source Address B-Reference Register
Source Active Destination Address B-Reference Register
Reserved
Destination FIFO Set Count Reload
Destination FIFO Set Destination Address B Reference Register
Destination FIFO Set Destination Address B Reference Register
Reserved
Destination FIFO Options Register 0
Destination FIFO Source Address Register 0
Destination FIFO Count Register 0
Destination FIFO Destination Address Register 0
Destination FIFO BIDX Register 0
Destination FIFO Memory Protection Proxy Register 0
Reserved
Destination FIFO Options Register 1
Destination FIFO Source Address Register 1
Destination FIFO Count Register 1
Destination FIFO Destination Address Register 1
Destination FIFO BIDX Register 1
Destination FIFO Memory Protection Proxy Register 1
Reserved
Destination FIFO Options Register 2
Destination FIFO Source Address Register 2
Destination FIFO Count Register 2
Destination FIFO Destination Address Register 2
Destination FIFO BIDX Register 2
C64x+ Peripheral Information and Electrical Specifications
110
Submit Documentation Feedback